Am25LS299 • Am54LS/74LS299

8-Bit Universal Shift/Storage Register

DISTINCTIVE CHARACTERISTICS

- Four operational modes: shift left, shift right, parallel load, hold
- Common input/output pins
- Three-state outputs
- Buffered asynchronous master clear
- Separate shift right serial input and shift left serial input for easy cascadability
- Am25LS devices offer the following improvements over Am54/74LS
 - Higher speed
 - 50mV lower VOL at IOL = 8mA
 - Twice the fan-out over military range
 - 440 μ A source current at HIGH output
- 100% product assurance screening to MIL-STD-883 requirements

FUNCTIONAL DESCRIPTION

The Am25LS299 and Am54LS/74LS299 are eight-bit universal shift/storage registers with three-state outputs. Four modes of operation are possible: hold (store), shift left, shift right, and load data.

Parallel load inputs and register outputs are multiplexed to reduce the total number of package pins. Separate continuous outputs are also provided for flip-flop A and H. These devices can be cascaded to N-bit words easily.

A separate active low asynchronous clear input is used to reset the register. Whenever the clear input is LOW, all interna flip-flops are set LOW independent of all other inputs. See the Am25LS23 for the identical logic function to the Am25LS299 and Am54LS/74LS299, but with synchronous clear capability

Note: The Advanced Micro Devices' LS299 products were designed prior to publication of data sheets by T.I. Review specifications for possible differences.



т.

Am25LS299

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

 $\begin{array}{lll} \mbox{COM'L} & T_A = 0^\circ \mbox{C to} + 70^\circ \mbox{C} & V_{CC} = 5.0 \mbox{V} \mbox{5\%} & \mbox{MIN.} = 4.75 \mbox{V} & \mbox{MAX.} = 5.25 \mbox{V} \\ \mbox{MIL} & T_A = -55^\circ \mbox{C to} + 125^\circ \mbox{C} & \mbox{V}_{CC} = 5.0 \mbox{V} \mbox{±10\%} & \mbox{MIN.} = 4.50 \mbox{V} & \mbox{MAX.} = 5.50 \mbox{V} \\ \end{array}$

DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Description	Test Conditions (Note 1)					Typ. (Note 2)	Max.	Units
		V _{CC} = MIN.	Q ₀ , Q ₇	IOH =	MIŁ	2.5			1
v _{oH}	Output HIGH Voltage	VIN = VIH or		440μA	COM'L	2.7			1
		VIL	DY0-DY7		= -1.0mA	2.4			Volts
				COM'L, IC)H = -2.6mA	2.4			1
V _{OL}	Output LOW Voltage	VIN = VIH or VII		١c	L = 4.0mA		0.25	0.4	Voits
				¹ C	L = 8.0mA		0.35	0.45	Volts
v _{IH}	Input HIGH Level	Guaranteed inp voltage for all i		GH		2.0			Volts
VIL Input LOW Level		Guaranteed inp		W M	L			0.7	
		voltage for all inputs COM'L		DM'L			0.8	Volts	
vı	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA						-1.5	Volts
η _E	Input LOW Current	V _{CC} = MAX., V _{IN} = 0.4 V		SO	, s ₁			-0.8	
				AI	l Others			-0.4	mA
Чн	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.7V		s _o	, S ₁			40	
	(Except DY _i)				All Others			20	μΑ
	Input HIGH Current	V _{CC} = MAX.,	V = 7 0V	s ₀ , s ₁				0.2	
4	(Except DY _i)	V _{CC} = MAX.,	VIN - 7.0V	$\overline{G}_1, \overline{G}_2, CL$	R, CP			0.1	mA
		VIN = 5.5V A		All Others				0.1	
I _{OZ}	Off-State (High-Impedance)	V _{CC} = MAX.		Vc) = 0,4 V			-100	+
	Output Current at DY;			Vc) = 2.4 ∨			40	μA
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX.				-15		-85	mA
1cc	Power Supply Current (Note 4)	V _{CC} = MAX.					38	60	mA

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at $V_{CC} = 5.0 V$, $25^{\circ}C$ ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. $I_{\mbox{CC}}$ measured with clock input HIGH and output controls HIGH.

Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	65°C to +150°C
Femperature (Ambient) Under Bias	
Supply Voltage to Ground Potential Continuous	-0.5V to +7.0V
C Voltage Applied to Outputs for High Output State	$-0.5 \text{ V to } + \text{V}_{CC} \text{ max.}$
C Input Voltage (G1, G2, CLR, CP, S0, S1)	0.5V to +7.0V
C Input Voltage (Others)	-0.5V to +5.5V
C Output Current, Into Outputs	30 mA
)C Input Current	

Am25LS/54LS/74LS299

Am54LS/74LS299

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

V_{CC} = 5.0 V 15% MIN. = 4.75 V MAX. = 5.25 V $COM'L \quad T_A = 0^\circ C \text{ to } +70^\circ C$ V_{CC} = 5.0 V +10% MIN. = 4.50 V MAX. = 5.50 V $T_A = -55^{\circ}C$ to $+125^{\circ}C$ MIL

DC CHARACTERISTICS OVER OPERATING RANGE

DC CHAR/ Parameters	ACTERISTICS OVER OPE Description	Test Conditions (Note 1)						(Note 2)	Max.	Units
T			Q ₀ , Q ₇	IOH =		MIL	2.5			
		V _{CC} = MIN.		400 μ <i>ί</i>	.A	COM'L	2.7			Volts
v _{он}	Output HIGH Voltage	V _{1N} = V _{IH} or V _{IL}	DY0-DY7	MIL, Ic	он =	= -1.0mA	2.4			-
		VIL	עיט0יט	COM'L	′L, I _{OH} = −2.6mA		2.4			
		V _{CC} = MIN.				L = 4.0mA		0.25	0.4	Volts
VOL	Output LOW Voltage	VIN = VIH or VIL			10 74	L = 8.0mA LS only		0.35	0.5	
VIH	Input HIGH Level	Guaranteed inp voltage for all i		IGH			2.0			Volts
+		Guaranteed inc	nut logical L	ow	MI	IL I		T	0.7	- Volts
VIL	Input LOW Level	voltage for all i			CC	DM'L			0.8	
V ₁	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA							-1.5	Volts
	······································	S ₀ , S ₁), S1			0.8	mA		
ΠL	Input LOW Current	$V_{CC} = MAX.,$	F		II Others			-0.4		
				S), S1		1	40	μA	
Чн	Input HIGH Current (Except DYj)	V _{CC} = MAX.,	V _{CC} = MAX., V _{IN} = 2.7 V			II Others			20	μΑ
┝━━━┩					Sr	0, S1		1	0.2	mA
ц	Input HIGH Current (Except DY _I)	V _{CC} = MAX., V _{IN} = 5.5V		F	A	li Others			0.1	1
						0 = 0.4 V		1	100	
I oz	Off-State (High-Impedance) Output Current at DY _i	V _{CC} = MAX.	$V_{CC} = MAX.$ $V_{O} = 2.4$						40	μΑ
I _{SC}	Output Short Circuit Current (Note 3)	V _{CC} = MAX.					-15		100	m4
1cc	Power Supply Current (Note 4)	V _{CC} = MAX.						35	60	m#

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. ICC measured with clock input HIGH and output controls HIGH.



Metallization and Pad Layout

20 Vcc

19 s₁

18 SL

16

13 DY

12 CP

11 SR

Q7

DY-

DYp

DY3

Turn

2-60

Am25LS/54LS/74LS299

2

WITCHING CHARACTERISTICS $\Gamma_A = +25^{\circ}C, V_{CC} = 5.0 V$		Am25LS			Am54LS/74LS]		
rameters	Description	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Test Conditions	
^t PLH	Clock to Q;		18	26			30			
tPHL			22	28			34	ns		
^t PLH	Clock to DY;		18	26			30			
^t PHL			22	28			34	ns		
^t PHL	Clear to DY0 - DY7		25	35			35	ns		
^t PHL	Clear to Q ₀ or Q ₇		25	35			35	ns		
^t pw	Pulse Width (Clock)	15			20			ns	CL = 15pF	
ts	S1, S0 Set-up Time	12			15			ns	R _L = 2.0kΩ	
t _s	DY _i or S <mark>R, SL</mark> Data Set-up Time	12			15			ns		
^t h	Hold Time	3.0	<u> </u>		3.0			ns		
^t ZH			20	30			40			
^t ZL	$S_1, S_0, \overline{G}_1, \overline{G}_2$ to DY_i		20	30			40	ns		
	$S_1, S_0, \overline{G}_1, \overline{G}_2$ to DY_1		22	33			40			
tLZ tHZ	31, 30, 61, 62 to DY		15	23			30	ns	CL = 5.0pF RL = 2.0kΩ	
fmax	Maximum Clock Frequency (Note 1)	30	45		25			MHz		

te 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_f , pulse width or duty cycle.

n25LS ONLY VITCHING CHARACTERISTICS VER OPERATING RANGE*		Am25LS COM'L Am25LS MIL $T_A = 0^{\circ}C$ to $+70^{\circ}C$ $T_A = -55^{\circ}C$ to $+125^{\circ}C$ $V_{CC} = 5.0V \pm 5\%$ $V_{CC} = 5.0V \pm 10\%$						
ameters	Description	Min.	Max.	Min.	Max.	Units	Test Conditions	
tP L H	Clock to Q;		38		44			
TPHL			41		47	ns		
^t PLH	Clock to DY		38		44			
<u>^tPHL</u>			41		47	ns		
^t PHL	Clear to DY0 - DY7		50		57	ns		
^t PHL	Clear to Q0 - Q7		50		57	ns		
tpw	Pulse Width (Clock)	24		27		ns	C _L = 50pF	
ts	S1, S0 Set-up Time	20		23		ns	R _L ≃ 2.0kΩ	
ts	DY _i or S _R , S _L Data Set-up Time	20		23		ns		
^t h	Hold Time	8		9		ns.		
ZH	$S_1, S_0, \overline{G}_1, \overline{G}_2$ to DY_1		43		50			
ZL			43		50	ns		
LΖ	S. S. T. T. T. DY		43		50		CL = 5.0pF	
HZ	$S_1, S_0, \overline{G}_1, \overline{G}_2$ to DY		34	······	39	ns	$R_{\rm I} = 2.0 k \Omega$	
max	Maximum Clock Frequency (Note 1)	23		20		MHz		

performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

TRUTH TABLE

X (Note 1) L L X X X H L I X X X L H I X X X L H I X X X H H I X L L L L I ↑ H H X X ↑ H L L L ↑ H L L L ↑ H L L L ↑ H L L L	L L NC NC NC NC NC NC A H L DY ₆ H DY ₆ DY ₁ L DY ₁ H are disabled to	LS	L Z Z DY1 DY1 DY3 DY3 DY3 No	DY ₂ DY ₄ DY ₄ DY ₄	DY5 Either L In this n	L Z Z NC F DY4 DY6 DY6 OV to ol node DY	i are in	outs
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	NC NC NC NC NC NC A H L DY ₆ H DY ₆ DY ₁ L DY ₁ H are disabled to	Z Z Z Z NC NC A B L DY(H DY(DY1 DY2 DY1 DY2	Z Z NC C DY1 DY1 DY3 DY3 DY3 No	Z Z Z DY2 DY2 DY4 DY4 DY4	Z Z NC E DY3 DY3 DY5 DY5 Either L In this p	Z Z Z NC F DY4 DY4 DY6 DY6 OW to of mode DY	Z Z G DY5 DY5 DY7 DY7	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	NC NC NC NC A H L DY6 H DY6 DY1 L DY1 H are disabled to	Z Z Z Z NC NC A B L DY(H DY(DY1 DY2 DY1 DY2	Z Z NC C DY1 DY1 2 DY3 2 DY3 No	Z Z NC DY2 DY2 DY4 DY4 DY4	Z Z DY3 DY3 DY5 DY5 Either L In this n	Z Z DY4 DY6 DY6 OW to o	Z Z DY5 DY5 DY7 DY7	
X X X L H I X X X H H I \uparrow H H X I I \uparrow H H Z I I \uparrow H L L L I \uparrow H L L L I \uparrow L H L L L \uparrow L H L L L \uparrow L H L L L \downarrow H L L L L \downarrow H L L L L I H I <	NC NC A H L DY6 H DY6 DY1 L DY1 H are disabled to	Z Z NC NC A B L DY(H DY(DY1 DY2 DY1 DY2	Z NC C DY1 DY1 DY3 DY3 DY3 No	Z NC DY2 DY2 DY4 DY4 DY4	Z NC E DY3 DY5 DY5 Either L In this n	Z NC F DY4 DY6 DY6 OY6	Z G DY5 DY5 DY7 DY7	
X L L L L L ↑ H H X X ↑ H L L L ↑ H L L L ↑ L H L S NC = No Change igh the eight input/output terminals of the second secon	NC NC A H L DY6 H DY6 DY1 L DY1 H are disabled to	NC NC A B L DY(H DY) DY1 DY2 DY1 DY2	NC C DY1 DY1 DY3 DY3 DY3 No	NC D DY2 DY2 DY4 DY4 DY4	NC E DY3 DY5 DY5 Either L In this n	NC F DY4 DY6 DY6 .0W to ol node DY	NC G DY5 DY5 DY7 DY7 bserve	
↑ H H X ↑ H L L ↑ H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ No Constant H L NC = No Change H H L igh the eight input/output/output terminals a H H L Am25LS ● A Am25LS Am25LS Am25LS	A H L DY6 H DY6 DY1 L DY1 H are disabled to	A B L DY(H DY(DY1 DY2 DY1 DY2	C DY1 DY1 DY3 DY3 No	D DY2 DY2 DY4 DY4 DY4	E DY3 DY5 DY5 Either L In this p	F DY4 DY6 DY6 DY6	G DY5 DY5 DY7 DY7 bserve	
↑ H L L L ↑ H L L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ C H L L ↑ C H C H NC = No Change igh the eight input/output terminals of Am25LS ● A	L DY6 H DY6 DY1 L DY1 H are disabled to	L DY(H DY(DY1 DY2 DY1 DY2	DY1 DY1 DY3 DY3 DY3 No	DY ₂ DY ₂ DY ₄ DY ₄ DY ₄	DY3 DY3 DY5 DY5 Either L In this P	DY4 DY4 DY6 DY6 OW to ol	DY5 DY5 DY7 DY7 bserve	
↑ H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L NC = No Change Ight the eight input/output terminals at the eight input terminat the eight input terminals at the eight i	H DY6 DY1 L DY1 H are disabled to	H DY DY1 DY2 DY1 DY2 D the high-imp	DY1 DY3 DY3 DY3 No	DY ₂ DY ₄ DY ₄ DY ₄	DY3 DY5 DY5 Either L In this n	DY4 DY6 DY6 OW to ol	DY5 DY7 DY7 bserve	
↑ H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L NC = No Change Ight the eight input/output terminals at the eight input terminat the eight input terminals at the eight i	H DY6 DY1 L DY1 H are disabled to	DY1 DY2 DY1 DY2 o the high-imp	2 DY3 2 DY3 No	DY4 DY4 otes: 1. 2.	DY5 DY5 Either L In this n	DY6 DY6 OW to ol node DY	DY7 DY7 bserve	ou ou
↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ L H L L ↑ No Change H L igh the eight input/output/output terminals a Am25LS ● A Am25LS	DY1 L DY1 H are disabled to	DY1 DY2 DY1 DY2 o the high-imp	2 DY3 2 DY3 No	DY4 otes: 1.	DY5 Either L In this n	DY6 OW to ol node DY	DY 7 bserve	ou.
	DY1 H are disabled to Am54LS/74I	DY ₁ DY the high-imp	2 DY3 No	otes: 1. 2.	Either L In this n	OW to o node DY	bserve ; are in	ou.
NC = No Change igh the eight input/output terminals a Am25LS • A	\m54LS/74I FTKY INPU	LS	edance s	2.	In this n	node DY	i are in	su
CURRENT INTER	FACE CON	DITIONS	отнер	R PINS				
Y _i ONLY			UTHER	1 PINS				
	DI	RIVING OUTPUT			DRIVEN		·	
				0		R 		
c								

ORDERING INFORMATION

Package Type	Temperature Range	Am25LS299 Order Number	Am54LS/ 74LS299 Order Number
Molded DIP	0°C to +75°C	AM25LS299PC	SN74LS299N
Hermetic DIP	0°C to +75°C	AM25LS299DC	SN74LS299J
Dice	0°C to +75°C	AM25LS299XC	SN74LS299X
Hermetic DIP	–55°C to +125°C	AM25LS299DM	SN54LS299J
Hermetic Flat Pak	55°C to +125°C	AM25LS299FM	SN54LS299W
Dice	–55°C to +125°C	AM25LS299XM	SN54LS299X

APPLICATION



16-Bit Cascaded Parallel Load/Unload Shift Right/Left Register.