# Am25LS192 · Am25LS193 Am54LS/74LS192 · Am54LS/74LS193

Decimal and Hexadecimal Up/Down Counters

### **DISTINCTIVE CHARACTERISTICS**

- Separate up and down clocks
- Asynchronous parallel load
- Am25LS devices offer the following improvements over Am54/74LS
  - Higher speed
  - 50mV lower VOL at IOL = 8mA
  - Twice the fan-out over military range
  - 440µA source current at HIGH output
- 100% product assurance screening to MIL-STD-883 requirements

## FUNCTIONAL DESCRIPTION

The 'LS192 and 'LS193 are four-bit up/down counters using advanced Low-Power Schottky processing. The 'LS192 counts in the BCD mode and the 'LS193 counts in the binary mode. These counters have separate count-up and count-down clock inputs (CPU and CPD, respectively). The  $Q_i$  outputs change state synchronously on the LOW-to-HIGH transition on either the up clock input or the down clock input. Only one clock input can be LOW at a time or erroneous counting will result.

Each of the four flip-flops can be preset to a logic HIGH or a logic LOW by means of four parallel inputs (A, B, C, and D). When the parallel load input ( $\overline{PL}$ ) goes LOW, all four flip-flops set to the state of the direct inputs (A, B, C, and D) independent of the clock inputs. An active HIGH master reset (MR) is provided which overrides both the clock and parallel load inputs forcing all Q<sub>1</sub> outputs LOW.

Two terminal count outputs are gated with the clock inputs to provide clock signal to other counters. The  $TC_D$  output goes LOW when the counter is in state 0000 and the count down clock goes LOW. The  $TC_U$  goes LOW when the count up goes LOW and the counter is in state 1001 ('LS192) or state 1111 ('LS193). The  $TC_U$  and  $TC_D$  outputs can drive the count up and count down clocks on the next counter in a series. The  $Q_i$  outputs of such a connection scheme are not synchronous on cascaded counters in this series.



K

# Am25LS192 • Am25LS193

ELECTRICAL CHARACTER	RISTICS OVER OPERA	<b>TING TEMPERATURE</b>	RANGE (Unless	s Otherwise Noted)
Am25LS192XC/Am25LS193XC	$T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC}$ = 5.0V ± 5% (COM'L)	MIN. = 4.75V	MAX. ≖ 5.25V
Am25LS192XM/Am25LS193XM	$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$	$V_{CC} = 5.0V \pm 10\%$ (MIL)	MIN. = 4.50V	MAX. = 5.50V

Parameters	Description	Test Condi	tions (No	te 1)	Min.	Typ. (Note 2)	Max.	Units
v <sub>он</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -4	<b>Ι40</b> μΑ	MIL	2.5	3.4		
•08		VIN = VIH or VIL		COM'L	2.7	3.4		Volts
VOL	Output LOW Voltage	V <sub>CC</sub> = MIN.,	IOL =	4.0mA		0.25	0.40	
VOL .		VIN = VIH or VIL	IOL =	8.0mA		0.35	0.45	Volts
VIH	Input HIGH Level	Guaranteed input logic voltage for all inputs	al HIGH		2.0			Volts
VIL	Input LOW Level	Guaranteed input logic	al LOW	MIL		1	0.7	
۹IL		voltage for all inputs		COM'L		1	0.8	Volts
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18	3mA				-1,5	Volts
կլ	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.	4∨				-0.4	mA
Чн	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.	7 V				20	μA
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 7.	0 V				0.1	mA
I <sub>SC</sub>	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX.			-15		-85	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = MAX. (Note 4)				19	34	mA

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical characteristics for the applicable device type.

Typical limits are at V<sub>CC</sub> = 5.0 V, 25° C ambient and maximum loading.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. ICC is measured with all outputs open; clear and load inputs grounded; and all other inputs at 4.5V

# Am25LS • Am54LS/74LS

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V <sub>CC</sub> max.
DC Input Voltage	0.5V to +7.0V
DC Output Current, Into Outputs	30mA
DC Input Current	-30mA to +5.0mA

#### Am25LS/54LS/74LS192/193

# AmEAL \$7741 \$192 • AmEAL \$7741 \$193

m54LS192X		0°C V <sub>CC</sub> ≈ 5.0V +125°C V <sub>CC</sub> ≈ 5.0V				MAX. = 5.25 MAX. = 5.50			
arameters	Description	Test Conc	ditions (No	te 1)	Min.	<b>Typ.</b> (Note 2)	Max.	Units	
Man	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> =	- <b>4</b> 00µA	MIL	2.5	3.4		Value	
VOH	Output nion voitage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		COM'L	2.7	3.4		Volts Volts	
		$V_{IC} = MIN.$ ,         All, $I_{OL} = 4.0mA$ 0.25 $V_{IN} = V_{IH} \text{ or } V_{IL}$ 74LS only, $I_{OL} = 8.0mA$ 0.35           Guaranteed input logical HIGH         0.35         0.35		0.25	0.40	Value			
VOL	Output LOW Voltage	VIN = VIH or VIL	74LS onl	y, I <sub>OL</sub> = 8.0mA		0.35	0.50	VOIts	
v <sub>iH</sub>	Input HIGH Level	Guaranteed input logi voltage for all inputs	out logical HIGH inputs		2.0			Volt	
		Guaranteed input logi	e for all inputs nteed input logical LOW MIL				0.7	<u> </u>	
VIL	Input LOW Levei	voltage for all inputs		COM.L			0.8	Volt	
V <sub>1</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -*	18 m Å				-1.5	Volt	
հլ	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = (	0.4 V				-0.4	mA	
Чн	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2	x., v <sub>IN</sub> = 2.7V				20	μA	
Ц	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 7	7.0 V				0.1	mA	
I <sub>SC</sub>	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX.			-15		-100	mA	
1 <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = MAX. (Note 4)	.)			19	34	m.4	

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

Typical limites are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. I<sub>CC</sub> is measured with all outputs open; clear and load inputs grounded; and all other inputs at 4.5V

#### Am25LS • 54LS/74LS LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

# Am25LS/54LS/74LS192/193

	IG CHARACTERISTIC V <sub>CC</sub> = 5.0V)			Am25L	S	A	m54LS/	74LS		Test Conditions
Parameters	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Test Conditions
<sup>t</sup> PLH	CPU or CPD to Qn			24	34		25	38		· · · · · · · · · · · · · · · · · · ·
<sup>t</sup> PHL				28	39		31	47	ns	
TPLH	CPU to TCU			10	15		17	26		-
<sup>t</sup> PHL				10	15		21	33	ns	
<sup>t</sup> PLH	CPD to TCD		L	10	15		16	24		1
<sup>t</sup> PHL				11	17		21	33	ns	
<sup>t</sup> PLH	A-D to Qn Output			13	18			-		
TPHL				27	38			-	ns	
<sup>t</sup> PLH	A-D to TCU Output			35	49			-		
<sup>t</sup> PHL				19	27			_	ns	
<sup>t</sup> PLH	A-D to TCD Output		_	26	36					1
<sup>t</sup> PHL				28	39			-	ns	
<sup>t</sup> PHL	MR Input to Q <sub>n</sub> Output			20	29		22	35	ns	1
<sup>t</sup> PLH	MR Input to TCU Output			25	35			_	ns	1
<sup>t</sup> PHL	MR Input to TCD Output			16	22			-	ns	]
<sup>t</sup> PLH	P <sub>L</sub> Input to Q <sub>n</sub> Output			20	29		27	40		0
<sup>t</sup> PHL				25	36		29	40	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ
tPLH	P1 Input to TC11 Output			31	45			-		
<sup>t</sup> PHL				30	42				ns	
<sup>t</sup> PLH	PL Input to TCD Output			30	42					
<sup>t</sup> PHL				24	34			_	ns	
ts	Data Set-up Time	Load 1	5.0			_			ns	
-3	A-D Input to PL Input	Load 0	15			20			ns	
1 <sub>S</sub>	Set-up Time, PL Input to C		9.0			_			ns	
1 <sub>5</sub>	Set-up Time, Clear Recover (In-Active) to CPU or CPD	Ý	5.0			-			ns	
th	Data		0			0			ns	
		СРО	11			20				
tpw(0)	Pulse Width	CPD	11			20			ns	
		PL	9.0			20				
<sup>t</sup> pw(1)	Pulse Width	MR	15			20			ns	
fmax	Maximum Clock Frequency Count Up or Down (Not		35	45		25	32		MHz	

Note 1. Per industry convention, fmax is the worst case value of the maximum device operating frequency with no constraints on tr, tf, pulse width or duty cycle.

## Am25LS/54LS/74LS192/193

	92, Am25LS193 NG CHARACTEF		Am25L	S COM'L	Am25	5LS MIL		
OVER OP	ERATING RANG	GE*	T <sub>A</sub> = 0°C V <sub>CC</sub> = 5	to +70°C 5.0V ± 5%		C to +125°C 5.0V ± 10%		
Parameters	Descriptio	n	Min.	Max.	Min.	Max.	Units	Test Conditions
ጥ LH	CPU or CPD to Qn			44		52	ns	
<sup>t</sup> PHL		۱ 		54		67	113	
₽ĽH	CPU to TCU			22		26	ns	
<sup>t</sup> PHL.				23		27		_
<sup>t</sup> PLH	CPD to TCD			22		26	ns	CL = 50pF RL = 2.0kΩ
<sup>t</sup> PHL				23		27		_
<sup>t</sup> PLH	A-D to Q <sub>n</sub> Output			26		31	ns	
<sup>t</sup> PHL				52		63		4
<sup>t</sup> PLH	A-D to TCL Outp	ut		66		80	ns	
<sup>t</sup> PHL				38		46		
<sup>t</sup> PLH	A-D to TCD Outp	ut		50		60	ns	
<b>TPHL</b>	-			54		66		
tPHL_	MR Input to Q <sub>n</sub> O			41		50	ns	
tPL,H	MR Input to TCU			49		60	ns	
<b>tPHL</b>	MR Input to TCD	Output		32		38	ns	_
<sup>t</sup> PLH	PL Input to Qn Ou	itout		41		50	ns	
<b>tPHL</b>	- C mparto ell'et			53		67		
<b>tPLH</b>	Pi Input to TCi (	Dutnut		63		79	ns	
<b>tPHL</b>	1 [ mpat to 10[] (			60		75		
<sup>t</sup> PLH	PL Input to TCD (	Jutout		60	L	75	ns	
<sup>t</sup> PHL_	- L mbar to reD (			48		60		
ts	Data Set-up Time A-D Input to	Load 1	5.0		5.0		ns	
3	PL Input	Load O	20		23			
ts	Set-up Time,		13		18		ns	
	PL Input to CPU o							-
ts	(In-Active) to CPU		7.0		9.0		ns	_
th	Data		0		0		ns	
		CPU	15		17			
<sup>t</sup> pw(0)	Pulse Width	CPD	15		17		ns-	
		PL	13		17			
<sup>t</sup> pw(1)	Pulse Width	MR	18		21			
fmax	Maximum Clock F Count Up or Dow		25		20		MHz	

\*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.



3-103

	OUTPUTS							INPUTS									
Condition								ita	Da				ock	CI			
	Carry	Borrow	QD	Q <sub>C</sub>	QB	QA	D	С	в	Α	Load	Clear	Down	Jp			
01	н	L	L	L	L	L	х	х	x	х	×	н	L	х			
Clear	н	н	L	L	L	L	х	х	х	х	х	н	н	x			
Load	x	x	D3	D <sub>2</sub>	D1	D <sub>0</sub>	D3	D2	D1	D <sub>0</sub>	L	L	x	x			
Except at borrow	н	н,	ı	Dowr	ount	C	х	x	х	х	н	L	1	н			
Borrow	Ή	L	L	L	L	L	х	x	x	x	н	Ľ	L	н			
BOITOW	н	н	L	L	L	L	х	x	х	x	н	L	н	н			
Except at carry	н	н		t up	Coun		x	×	х	х	н	L	н	↑			
Carry (193 only)	L	н	н	н	н	н	х	х	x	x	н	L	н	L			
Garry (193 Dilly)	н	н	н	н	н	н	х	x	х	×	н	L	н	н			
_ / /	L	н	н	L	L	н	х	x	x	x	н	L	н	L			
Carry (192 only)	н	н	н	L	L	н	x	x	X	x	н	L	н	н			

## FUNCTION TABLE

 D = A LOW or a HIGH and the respective output will assume the same state.

## DEFINITION OF FUNCTIONAL TERMS

- MR Clear. The clear input to the counter overrides all other inputs. When the clear input is HIGH, the Q outputs are set LOW independent of the other inputs.
- PL Load. The load input performs asynchronous parallel load of the data on the A, B, C, and D inputs. When the load input is LOW, the Q<sub>i</sub> outputs will follow the parallel inputs regardless of the clock inputs.
- A, B, C, D The four parallel inputs to the counter flip-flops.
- CPU Count up. A clock input causing the counter to change state in an increasing binary number direction. Counting occurs on the LOW-to-HIGH transition of the clock.

CPD Count down. A clock input causing the counter to change state in a decreasing binary number direction. The state change occurs on the LOW-to-HIGH transition.

- $m{Q}_A, m{Q}_B$ , The four outputs of the counter representing the  $m{Q}_C, m{Q}_D$  LSB to MSB, respectively.
- TCU Carry output. A clock output that indicates the maximum upper binary number has been reached. For the 'LS192, TCU indicates that the "9" state has been reached and the up clock is LOW. For the 'LS193, TCU indicates that the "15" state has been reached and the up clock is LOW.
- **TCD** Borrow output. A clock output indicating that the "O" state has been reached and the down clock is LOW.

