
## P-Channel 20-V (D-S) MOSFET


These miniature surface mount MOSFETs utilize a high cell density trench process to provide low  $r_{DS(on)}$  and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

•	Low r <sub>DS(on)</sub> provides higher efficiency and
	extends battery life

- Low thermal impedance copper leadframe DPAK saves board space
- Fast switching speed
- High performance trench technology

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	$r_{DS(on)} m(\Omega)$	<b>I</b> <sub>D</sub> (A)		
-20	$18 @ V_{GS} = -4.5V$	44		
-20	$28 @ V_{GS} = -2.5V$	35		





ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = 25 °C UNLESS OTHERWISE NOTED)					
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage			-20	V	
Gate-Source Voltage			±8	V	
Continuous Drain Current <sup>a</sup>	$T_A=25^{\circ}C$	$I_D$	46	Α	
Pulsed Drain Current <sup>b</sup>		$I_{DM}$	±40	A	
Continuous Source Current (Diode Conduction) <sup>a</sup>		$I_S$	-30	Α	
Power Dissipation <sup>a</sup>	$T_A=25^{\circ}C$	$P_{\mathrm{D}}$	50	W	
Operating Junction and Storage Temperature Range		$T_{J}, T_{stg}$	-55 to 175	°C	

THERMAL RESISTANCE RATINGS				
Parameter	Symbol	Maximum	Units	
Maximum Junction-to-Ambient <sup>a</sup>	$R_{ heta JA}$	50	°C/W	
Maximum Junction-to-Case	$R_{ heta JC}$	3.0	°C/W	

1

## Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

Analog Power AM50P02-16D


SPECIFICATIONS (T <sub>A</sub> = 25°C UNLESS OTHERWISE NOTED)							
Dougano do o	G 1 1	T. (C. 19)	Limits			TT *4	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Static							
Gate-Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = -250 \text{ uA}$	-0.4				
Gate-Body Leakage	Igss	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			±100	nA	
Zara Cata Valtaga Drain Current	IDSS	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1		
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			-5 uA		
On-State Drain Current <sup>A</sup>	I <sub>D(on)</sub>	$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-41			A	
A	#D (( )	$V_{GS} = -4.5 \text{ V}, I_{D} = -20.5 \text{ A}$			18	0	
Drain-Source On-Resistance <sup>A</sup>	fDS(on)	$V_{GS} = -2.5 \text{ V}, I_D = -15.5 \text{ A}$			28	mΩ	
Forward Tranconductance <sup>A</sup>	gs	$V_{DS} = -10 \text{ V}, I_D = -20.5 \text{ A}$		31		S	
Diode Forward Voltage	$V_{\mathrm{SD}}$	$I_S = -41 \text{ A}, V_{GS} = 0 \text{ V}$		-0.7		V	
Dynamic <sup>b</sup>							
Total Gate Charge	Qg	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V},$ $I_{D} = -21 \text{ A}$		30			
Gate-Source Charge	$Q_{gs}$			4		nC	
Gate-Drain Charge	Qgd			6			
Switching							
Turn-On Delay Time	t <sub>d(on)</sub>			15			
Rise Time	tr	$V_{DD} = -10 \text{ V}, R_L = 15 \Omega, ID = -41 \text{ A},$ $VGEN = -10 \text{ V}, RG = 6\Omega$		12		nS	
Turn-Off Delay Time	td(off)			62			
Fall-Time	$t_{\mathrm{f}}$			46			


## Notes


- a. Pulse test:  $PW \le 300us duty cycle \le 2\%$ .
- b. Guaranteed by design, not subject to production testing.


Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

## Package Information










LAND PATTERN RECOMMENDATION



NOTES: UNLESS OTHERWISE SPECIFIED

- ALL DIPERSONS ARE IN ILLIMETERS.
  THIS PERSONCE CONFORMS TO JEDEC, TO-262,
  168ME C, VARIATION AA IN AB, DATED NOW 1989.
  DIMENSIONING AND TOLERANCING PER
- ASNE 714-04-1894.
  HEAT SINK TOP EDGE COLLD BE IN CHANFERED CORRERS OR EDGE PROTEURION.
  DIMENSIONS 13,0,61-601 TABLE:

	OPTION JA	47101 40
	0.0 -1.27	1.62-7.00
		8.44-8.40
	4.42	310 H H
100		