Dual N-Channel 100-V (D-S) MOSFET

Key Features:


- Low r_{DS(on)} trench technology
- · Low thermal impedance
- Fast switching speed


Typical Applications:

- PoE Power Sourcing Equipment
- PoE Powered Devices
- Telecom DC/DC converters
- White LED boost converters

PRODUCT SUMMARY				
VDS (V)	$r_{DS(on)}(m\Omega)$	I⊳(A)		
100	81 @ V _{GS} = 10V	4.2		
	92 @ V _{GS} = 4.5V	4.0		







ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$ UNLESS OTHERWISE NOTED)					
Parameter		Symbol	Limit	Units	
Drain-Source Voltage			100	V	
Gate-Source Voltage	V _{GS}	±20	V		
Continuous Drain Current ^a	T _A =25°C	1	4.2		
	T _A =70°C	Ι _D	3.3	А	
Pulsed Drain Current ^b	I _{DM}	30			
Continuous Source Current (Diode Conduction) ^a		۱ _s	3	А	
Power Dissipation ^a	T _A =25°C	PD	2.1	W	
	T _A =70°C	۰D	1.3	vv	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Maximum	Units	
Maximum Junction-to-Ambient ^a	t <= 10 sec	R _{eja}	62.5	°C/W	
	Steady State	ιν _θ ja	110		

Notes


- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Static							
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \text{ uA}$	1		3.5	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = 20 V$			±100	nA	
Zara Cata Valtaga Drain Current		$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$			1 uA		
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			25	uA	
On-State Drain Current	I _{D(on)}	$V_{DS} = 5 V, V_{GS} = 10 V$	20			А	
Drain-Source On-Resistance	r	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2.9 \text{ A}$			81		
Dialit-Source Off-Resistance	r _{DS(on)}	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 2.6 \text{ A}$			92	mΩ	
Forward Transconductance	g _{fs}	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 2.9 \text{ A}$		20		S	
Diode Forward Voltage	V_{SD}	$I_{S} = 1.5 \text{ A}, V_{GS} = 0 \text{ V}$		0.7		V	
	Dynamic						
Total Gate Charge	Q_{g}			17			
Gate-Source Charge	Q_gs	V_{DS} = 50 V, V_{GS} = 4.5 V, I_{D} = 2.9 A		3.3		nC	
Gate-Drain Charge	Q_gd			8.7		1	
Turn-On Delay Time	t _{d(on)}			7			
Rise Time	t _r	$V_{DD} = 50 \text{ V}, \text{ R}_{L} = 15 \Omega, \text{ I}_{D} = 2.9 \text{ A},$		6.7		ne	
Turn-Off Delay Time	t _{d(off)}	V_{GEN} = 10 V, R_{GEN} = 6 Ω		45		ns	
Fall-Time	t _f	<u> </u>		23			
Input Capacitance	C _{iss}			990			
Output Capacitance	C _{oss}	V_{DS} = 15 V, V_{GS} = 0 V, f =1 MHz		115		pF	
Reverse Transfer Capacitance	C _{rss}			77			

Notes


- a. Pulse test: PW <= 300us duty cycle <= 2%.
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.



© Preliminary

Publication Order Number: DS_AM4990N_1A




Typical Electrical Characteristics

11. Normalized Thermal Transient Junction to Ambient


Package Information

Land Pattern (Only for Reference)

5.60



	MILLIMETERS				
DIM.	MIN. NOM		MAX.		
Α	1.35	1.55	1.75		
A(1)	0.10	0.18	0.25		
В	0.38	0.45	0.51		
С	0.19	0.22	0.25		
D	4.80	4.90	5.00		
E	3.80	3.90	4.00		
е	1.27 BSC				
н	5.80	6.00	6.20		
L	0.50	0.72	0.93		
α	0°	4°	8°		
h	0.25	0.38	0.50		



Note:

- 1. All Dimension Are In mm.
- 2. Package Body Sizes Exclude Mold Flash, Protrusion Or Gate Burrs. Mold Flash, Protrusion Or Gate Burrs Shall Not Exceed 0.10 mm Per Side.
- 3. Package Body Sizes Determined At The Outermost Extremes Of The Plastic Body Exclusive Of Mold Flash, Tie Bar Burrs, Gate Burrs And Interlead Flash, But Including Any Mismatch Between The Top And Bottom Of The Plastic Body.
- 4. The Package Top May Be Smaller Than The Package Bottom.
- 5. Dimension "B" Does Not Include Dambar Protrusion. Allowable Dambar Protrusion Shall Be 0.08 mm Total In Excess Of "B" Dimension At Maximum Material Condition. The Dambar Cannot Be Located On The Lower Radius Of The Foot.