
Analog Power

AM4934N



ABSOLUTE MAXIMUM RATINGS ($T_A = 25$ °C UNLESS OTHERWISE NOTED)								
Parameter		Symbol	FET#1	FET#1	Units			
Drain-Source Voltage		V _{DS}	30	30	v			
Gate-Source Voltage		V _{GS}	20	20	v			
Continuous Drain Current ^a	$T_A=25^{\circ}C$	I _D	9.5	9.5	А			
	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$		7.7	7.7				
Pulsed Drain Current ^b		I _{DM}	40	40				
Continuous Source Current (Diode Conduction) ^a		Is	4.5	4.5	Α			
Power Dissipation ^a	$T_A=25^{\circ}C$	P _D	2.1	2.1	w			
	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$		1.3	1.3				
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150		°C			

THERMAL RESISTANCE RATINGS								
Parameter		Symbol	Maximum	Units				
Maximum Junction-to-Ambient ^a	t <= 10 sec	D	62.5	°C/W				
	Steady-State	$R_{\theta JA}$	110	°C/W				

Notes

a. Surface Mounted on 1" x 1" FR4 Board.

b. Pulse width limited by maximum junction temperature

Analog Power

AM4934N

Symbol V _{GS(th)}	Test Conditions	FET#	Lim	its		
V			Min	Тур	Max	Unit
V						
V GS(th)	VGS = VDS, $ID = 250 uA$	1	1			V
03(11)			1			
I _{GSS}		-				nA
I _{DSS}		-				uA
			40		I	
I _{D(on)}						A mΩ
		2	40		15	
		1			-	
r _{DS(on)}					-	
		2				
		1		0.8	20	
V _{SD}		2				V
		1		64		
$g_{\rm fs}$		2	64		S	
0		1		3		
≺g		_				nC
Q_{gs}	$V_{DS}=15V, V_{GS}=4.5V, I_{D}=2A$	-		1		
		1		1		
Q_{gd}	- F	2		1		
t _{r(})	N-Chaneel	1		5		
-d(on)	V _{DD} =15V, VGS=10V,					1
t _r		-		-		
t	t _{d(off)} P-Channel	1		16		nS
t _{d(off)}		2		16		
t _f	ID=-1A RGEN=15 Ω	-				-
	I _{GSS} I _{DSS} I _{D(on)} r _{DS(on)} V _{SD} g _{fs} Qg Qgs Qgd t _{d(on)} t _{d(off)}	$\begin{array}{c c c c c c c } \hline VGS = VDS, ID = 250 \text{uA} \\ \hline V_{GS} = 20 \text{V}, V_{DS} = 0 \text{V} \\ \hline V_{GS} = 20 \text{V}, V_{DS} = 0 \text{V} \\ \hline V_{DS} = 24 \text{V}, V_{GS} = 0 \text{V} \\ \hline V_{DS} = 24 \text{V}, V_{GS} = 0 \text{V} \\ \hline V_{DS} = 5 \text{V}, V_{GS} = 10 \text{V} \\ \hline V_{DS} = 5 \text{V}, V_{GS} = 10 \text{V} \\ \hline V_{DS} = -5 \text{V}, V_{GS} = -10 \text{V} \\ \hline V_{DS} = 10 \text{V}, ID = 2 \text{A} \\ \hline VGS = 10 \text{V}, ID = 2 \text{A} \\ \hline VGS = 4.5 \text{V}, ID = 2 \text{A} \\ \hline VGS = 4.5 \text{V}, ID = 2 \text{A} \\ \hline V_{SD} & I_{S} = -2A \\ \hline V_{SD} & I_{S} = -2A \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, V_{CS} = 4.5 \text{V}, I_{D} = 2 \text{A} \\ \hline V_{DS} = 15 \text{V}, V_{CS} = 10 \text{V}, I_{D} = 1 \text{A} , R_{GEN} = 25 \Omega, \\ \hline V_{DD} = -15 \text{V}, VGS = -10 \text{V}, \\ \hline VDD = -15 \text{V}, VGS = -10 \text{V}, \\ \hline VDD = -15 \text{V}, VGS = -10 \text{V}, \\ \hline V_{DS} = -15 \text{V}, VGS = -10 \text{V}, \\ \hline V_{DS} = -15 \text{V}, VGS = -10 \text{V}, \\ \hline V_{DS} = -15 \text{V}, VGS = -10 \text{V}, \\ \hline V_{DS} = -15 \text{V}, VGS = -10 \text{V}, \\ \hline V_{DS} = -15 \text{V}, VGS = -10 \text{V}, \\ \hline V_{DS} = -15 \text{V}, VGS = -10 \text{V}, \\ \hline V_{DS} = -15 \text{V}, VGS = -10 \text{V}, \\ \hline V_{DS} = -15 \text{V}, VGS = -10 \text{V}, \\ \hline V_{SS} = -10 \text{V}, VGS = -10 \text{V}, \\ \hline V_{SS} = -10 \text{V}, VGS = -10 \text{V}, \\ \hline V_{SS} = -10 \text{V}, VGS = -10 \text{V}, \\ \hline V_{SS} = -10 \text{V}, VGS = -10 \text{V}, \\ \hline V_{SS} = $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Notes

a. Pulse test: $PW \le 300$ us duty cycle $\le 2\%$.

b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

Publication Order Number: DS-AM4934_A

AM4934N

