

晶采光電科技股份有限公司 MPIRE AMPIRE CO., LTD.

SPECIFICATIONS FOR LCD MODULE

CUSTOMER	Preliminary Reference Only
CUSTOMER PART NO.	
AMPIRE PART NO.	AM320240L8TNQW-B3H
APPROVED BY	
DATE	

- ☑ Approved For Specifications
- ☐ Approved For Specifications & Sample

AMPIRE CO., LTD.

Building D., 2F., No.88, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 221, Taiwan (R.O.C.)

台北縣汐止市新台五路一段 88 號 2 樓(東方科學園區 D 棟)

TEL:886-2-26967269, FAX:886-2-86967196 or 26967270

APPROVED BY	CHECKED BY	ORGANIZED BY

Date: 2007/12/28 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2007/12/28		New Release	Edward
		(8 bit 80 interface)	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

1 Features

3.5 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 3.5" TFT-LCD panel, LCD controller and power driver circuit and backlight unit.

1.1 TFT Panel Feature:

- (1) Construction: 3.5" a-Si color TFT-LCD, White LED Backlight and PCB.
- (2) Resolution (pixel): 320(R.G.B) X240
- (3) Number of the Colors: 262K colors (R, G, B 6 bit digital each)
- (4) LCD type: Transmissive Color TFT LCD (normally White)
- (5) Interface: 40 pin pitch 0.5 FFC
- (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.

1.2 LCD Controller Feature:

- (1) MCU interface: 8 bit 80 series MCU interface.
- (2) Display RAM size: 640x240x3x6 bits. Ex: 320x240 two frame buffer with 262K colors.
- (3) Arbitrary display memory starts position selection.
- (4) 16 bit interface support 65K (R5 G6 B5) Color.

2 Physical specifications

Item	Specifications	Unit
Display resolution(dot)	960 (W) x 240(H)	dot
Active area	70.08(W) x 52.56(H)	mm
Screen size	3.5(Diagonal)	mm
Pixel size	73 (W) x 219 (H)	um
Color configuration	R.G.B stripe	
Overall dimension	77.8(W)x64(H) x 5.85(D)	mm
Weight	T.B.D	g
Backlight unit	LED	

3 Electrical specification

3.1 Absolute max. ratings

3.1.1 Electrical Absolute max. ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	5.5	V	
Input voltege	V _{in} .		-0.3	VDD+0.3	V	Note 1

Note1: /CS,/WR,/RD,RS,DB0~DN17

3.1.2 Environmental Absolute max. ratings

	OPER	OPERATING		RAGE	
Item	MIN	MAX	MIN	MAX	Remark
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	No	te1	Note1		
Corrosive Gas	Not Acceptable		Not Acceptable		

Note1: Ta <= 40°C: 85% RH max

Ta > 40° C : Absolute humidity must be lower than the humidity of 85%RH at 40° C

Note2 : For storage condition Ta at -30°C < 48h , at 80° C < 100h For operating condition Ta at -20°C < 100h

Note3: Background color changes slightly depending on ambient temperature. This phenomenon is reversible.


Note4: The response time will be slower at low temperature.

Note5 : Only operation is guarantied at operating temperature. Contrast , response time, another display quality are evaluated at +25°C

Note6:

Date: 2007/12/28

LED BL: When LCM is operated over 40°C ambient temperature, the I_{LED} of the LED back-light should be follow:



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Note7: This is panel surface temperature, not ambient temperature. Note8:

• LED BL: When LCM be operated over than 40°C, the life time of the LED back-light will be reduced.

3.1.3 LED back-light Unit Absolute max. ratings

Item	Symbol	Ratings	Unit	Remark
Peak forward Current	IF	60	mA	
Reverse Voltage	VR	15	V	
Power Dissipation	Ро	0.9	W	

3.2 Electrical characteristics

3.2.1 DC Electrical characteristic of the LCD

Typical operting conditions (VSS=0V)

Item	,	Symbol	Min.	Тур.	Max.	Unit	Remark
Power supp	ly	VDD	3.0	3.3	5.0	V	
Input Voltage	H Level	VIH	2.0	-	5.5	V	Note 1
for logic	L Level	V _{IL}	VSS	-	0.8	V	Note
Output Voltage for	H Level	V _{OH}	2.4	-	VDD	V	Note 2
Logic	L Level	V _{OL}	VSS		0.4	V	Note 2
Power Supply current		IDD	-	320	-	mA	Note 3

Note1: With 5V Tolerance Input, /CS, /WR,/RD,RS,DB0~DB17

Note2: DB0~DB17


Date: 2007/12/28

Note3: fV =60Hz, Ta=25°C, Display pattern: All Black

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


3.2.2 Electrical characteristic of LED Back-light

Paramenter	Symbol	Min.	Тур.	Max.	Unit	Condiction
LED voltage	V. _{AK} .	9.0	-	11.0	V	I _{LED} =40,Ta=25°C
LED forward current	I _{LED}		40		mA	Ta=25°C
LED forward current	I.LED.		30		mA	Ta=60°C
Lamp life time			T.B.D.	-	Hr	I _{LED} =40mA,Ta=25°C




■ The constant current source is needed for white LED back-light driving.

When LCM is operated over 60°C ambient temperature, the I_{LED} of the LED back-light should be adjusted to 15mA max(For one dice LED).



3.3 AC Timing characteristic of the Graphic TFT LCD controller



Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
PW HW	Enable high-level pulse width	66	70		ns	
PW LW	Enable low-level pulse width	33	130		ns	
tas	RS setup time	16	25		ns	
tah	RS hold time	16	45		ns	
tosw	Write data setup time	50	50		ns	
thwr	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
tcsb-h	CSB hold time	16	30		ns	

4 Optical specification

4.1 Optical characteristic:

Item	1	Symbol	Conditon	Min.	Тур.	Max.	Unit	Remark
Response Time	Rise+ Fall	T. _r +.T. _f .	Θ=0°		25	40	ms	Note 1,2,3,5
Contrast	tratio	CR	At optimized viewing angle	200	300	1		Note 1,2,4,5
Viewing Angle	Top Bottom Left Right		CR≧10	- - -	35 55 70 70		deg.	Note1,2, 5,6
Brightn LED I Withou	BL	Y.L.	I _{LED} =40mA ,25°C	330	350	-	cd/ m²	Note 7
Brightn LED I With	BL	Y.L.	I _{LED} =40mA, 25℃	235	250	-	cd/ m²	Note 7
Pod chron	naticity	XR		T.B.D.	T.B.D.	T.B.D.		Note 7
Red chror	панску	YR		T.B.D.	T.B.D.	T.B.D.		Note 7
Green chro	maticity	XG		T.B.D.	T.B.D.	T.B.D.		For reference
Green chic	ппансну	YG	Θ=0°	T.B.D.	T.B.D.	T.B.D.		only. These data should
Blue chromaticity		Хв	Θ=0°	T.B.D.	T.B.D.	T.B.D.		be update
		YB		T.B.D.	T.B.D.	T.B.D.		according the
White chro	maticity	XW		T.B.D.	T.B.D.	T.B.D.		prototype.
vviiite eiiio	mationty	YW		T.B.D.	T.B.D.	T.B.D.		μ. στοτή μοτ

() For reference only. These data should be update according the prototype.

Note 1:

 LED BL :Ambient temperature=25[°]C, and lamp current I_{LED}=40mA. To be measured in the dark room.


Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black"

(rising time),respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 5:White
$$V_i = V_{i50} + 1.5V$$


Black $V_i = V_{i50} + 2.0V$

Date: 2007/12/28

"±"means that the analog input signal swings in phase with V_{COM} signal.

 V_{i50} : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.


Note 6.Definition of viewing angle, Refer to figure as below.




[&]quot;- " means that the analog input signal swings out of phase with V_{COM} signal.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.





The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


4.2 Optical characteristic of the LED Back-light

ITEM	MIN	TYP	MAX	UNIT	Condition
Bare Brightness	ı	T.B.D.	I	Cd/m2	I _{LED} =40mA,Ta=25℃
AVG. X of 1931 C.I.E.	0.26	0.30	0.34		I _{LED} =40mA,Ta=25°C
AVG. Y of 1931 C.I.E.	0.27	0.31	0.35		I _{LED} =40mA,Ta=25°C
Brightness Uniformity	75			%	I _{LED} =40mA,Ta=25°C

^()For reference only. These data should be update according the prototype.

Note1: Measurement after 10 minutes from LED BL operating.

Note2: Measurement of the following 9 places on the display.



Note3: The Uniformity definition

Date: 2007/12/28


(Min Brightness / Max Brightness) x 100%

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

5 Interface specifications

Pin no	Symbol	I/O	Description	Remark
1	DGND		GND	
2	DGND	-		
3	LED_A/PWM	ı	LED Anode/LED dimming control(with LED driver IC).	
4	LED_K	ı	LED Cathode	
5	/RESET		Reset signal for TFT LCD controller.	
6	RS		Register and Data select for TFT LCD controller.	
7	/CS506		Chip select low active signal for TFT LCD controller.	
8	/WR	i	80mode: /WR low active signal for TFT LCD controller.	
0	/ ۷ ۷ ۱ Ҳ	•	68mode: E signal latch on rising edge.	
9	/RD	1	80mode: /RD low active signal for TFT LCD controller.	
		•	68mode: R/W signal Hi: read, Lo: write.	
10	DB0			
11	DB1	ı		
12	DB2			
13	DB3			
14	DB4	-		
15	DB5			
16	DB6			
17	DB7			
18	DB8	ı	Data bus.	
19	DB9	ı	Data bus.	
20	DB10	ı		
21	DB11	-		
22	DB12	-		
23	DB13			
24	DB14			
25	DB15	I		
26	DB16	ı		
27	DB17			
28	262K/65K	I	Hi=262 K Color Mode; Lo: 65 K Color Mode.	
29	DGND	-	GND	
30	NC		No Connection	
31	NC		No Connection	
32	NC		No Connection	
33	NC		No Connection	
34	NC		No Connection	
35-37	VDD	ı	Power supply for the logic (3.3V).	
38-40	DGND	-	GND.	


6 BLOCK DIAGRAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7 Interface Protocol

7.1 8Bit-80/68- Write to Command Register



7.2 8Bit-80/68-Write to Display RAM



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7.3 Data transfer order Setting

7.3.118 bit interface 262K color only (Pin12 65K/262K =High)

DB	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0

7.3.216 bit interface 65K color (Pin12 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G	B4	B3	B2	B1	B0

7.3.3 16 bit interface 262K color (Pin12 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	R5	R4
2 nd data	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0

7.3.49 bit interface 262K color only (Pin12 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Χ	Χ	Χ	Χ	Χ	Χ	Х	R5	R4	R3	R2	R1	R0	G5	G4	G3
2 nd data	Χ	Χ	Χ	Χ	Χ	Χ	Х	G2	G1	G0	B5	B4	В3	B2	B1	B0

7.3.58 bit interface 65K color (Pin12 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	R4	R3	R2	R1	R0	G5	G4	G3
2 nd data	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	G2	G1	G0	B4	В3	B2	B1	B0

7.3.68 bit interface 262K color (Pin12 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Х	Х	Х	Χ	Х	Х	Х	Х							R5	R4
2 nd data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	R3	R2	R1	R0	G5	G4	G3	G2
3. rd . data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	G1	G0	B5	B4	B3	B2	B1	B0

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

8 Register Depiction

			ı	ı			ı	ı						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
00	00		ľ	MSB of	X-axis	start p	osition							
Description	set the ho	rizonta	als start	t position	on of di	isplay a	active r	egion						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
01	00		ļ	LSB of	X-axis	start p	osition							
Description	set the ho	orizonta	ıls starl	t positio	on of di	isplay a	active r	egion						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
02	01			MSB o	f X-axis	s end p	osition							
Description	set the ho	rizonta	ls end	positio	n of dis	splay a	ctive re	egion	Į.					
Register Address (Hex)	Default (Hex)	DB7	DB0	Remark										
03	3F													
Description	set the ho	et the horizontals end position of display active region												
Register Address (Hex)	Default (Hex)	DB7	DB0	Remark										
04	00			MSB of	Y-axis	start r	osition]	l					
Description	set the ve	ertical s												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
05	00		- 1	LSB of	Y-axis	start p	osition							
Description	Set the ve	ertical s	start po	sition c	of displa	ay activ	ve regio	on						
Register Address (Hex)	Default (Hex)	DB7	DB0	Remark										
06	00		1	MSB o	f Y-axis	s end p	osition							
Description	set the ve	ertical e	nd pos	ition of	displa	y active	e regio	n						
Register Address (Hex)	Default (Hex)	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 R												
07	EF			LSB of										
Description				sition o										

To simplify the address control of display RAM access, the window area address function

allows for writing data only within a window area of display RAM specified by registers $REG[00]\sim REG[07]$.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

After writing data to the display RAM, the Address counter will be increased within setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Date: 2007/12/28

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
08	01	X X X X X X —PanelXSize H_Byte[1:0]												
Description	Set the p	anel X												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
09	40		_PanelXSize L_Byte[7:0]											
Description	Set the p	anel X	size											

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09] must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Preliminary
The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0A	00	X	X	X	X	Χ	memo	':16] bit ory writ addres:	e start	
Description	Memory									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0B	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	write st	art add	dress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0C	00									
Description	Memory	write st	art add	dress						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark					
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	_SEL	Blanking	P/S_SEL	CLK.	_SEL						
Description	are for s														
	00 : 20Mhz 01: 10Mhz 02: 5 Mhz "0x10_ps_sel[2]" : The TFT controller support parallel and serial RGB interface. These bits are for select the output timing. 0 : serial Panel 1: Parallel panel														
		lanking_t (blanking	mp[3]" j) 1: ON (i	normal	opera	tion)									
		us_sel[5:)1=G,10	4]" : It onl _! =B	y for se	erial Pa	anel									
	0 : norm When se	al operat]" : Self tes ion 1: for t to "1" , the)])	est (do			•								
	"0x10_b	it_swap[7	7]" : 0-norr	nal											

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

	The defau	ılt settir	ng is su	itable f	or AN	/13202	2401	N1. Do	n't need	d to mo	dify it.	
Register Address (Hex)	Default (Hex)	DB7	DB	66 E)B5	DB4)B3	DB2	DB1	DB0	Remark
0x11	00	Х	Х			EVEN	١			_ODD		
Description	"Even line panel 000: RGB 001: RBG 101: BGR 010: RBG 010: RBG 010: GRB 011: GBR 100: BRG 11: GBR 100: BRG 101: BGR 101: BGR 0thers: re Must Set	eserved of serial	panel	data oı	ut sec	quenc		or data	a bus o	rder of	paralle	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB	4 DI	ВЗ	DB2	DB1	DB0	Re	emark
0x12	00						Hsy	nc_stl	I_Byte	[3:0]		
Description	For TFT of Hsync starthe defau	rt posit	ion H-E	Byte	or AN	//3202	2401	N1. Do	n't need	d to mo	dify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB	4 DI	ВЗ	DB2	DB1	DB0	Re	emark
0x13	00				/nc_s	tL_B	yte[7:0]				
Description	For TFT of Hsync starthe defau	rt posit	ion Ľ-B	yte	or AN	//3202	2401	N1. Do	n't need	d to mo	dify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB	4 DI	ВЗ	DB2	DB1	DB0	Re	emark
0x14	00					ŀ	Hsyr	nc_pw	H_Byte	[3:0]		
Description	For TFT of Hsync pul The defau	lse widt	h H-By	te	or AN	//3202	240N	N1. Do	n't need	d to mo	dify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB	4 DI	ВЗ	DB2	DB1	DB0	Re	emark
0x15	10			Hsy	nc_p	wL_E	3yte	[7:0]	_			
Description	For TFT of Hsync pul											

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Of III part to	any third p			-							
D	The defau	iit settir	ig is su	itable it	or Aivis	202401	NT. DOI	i t need	l to mod	ally it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x16	00					3:0]					
Description	For TFT of DE pulse The defau	start po	sition I	H-Byte	or AM3	202401	N1. Dor	n't need	I to mod	dify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x17	38			На	ct_stL_	_Byte[7	7:0]				
Description	For TFT of DE pulse The defau	start po	sition I	Byte	or AM3	202401	V1. Dor	n't need	I to mod	dify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x18	01			<u> </u>		Had	ct_pwH	_Byte[3:0]		
Description	For TFT of DE pulse The defau	width H	I-Byte		or AM3	202401	N1. Dor	n't need	I to mod	dify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x19	40	40 Hact_pwL_Byte[7:0]									
Description	For TFT of DE pulse The defau	width L	-Byte		or AM3	202401	N1. Dor	n't need	I to mod	dify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1A	01					H	totalH_	Byte[3:	:0]		
Description	For TFT of Hsync total The defau	al clock	s H-By	te	or AM3	202401	V1. Dor	n't need	I to mod	dify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1B	B8				totalL_	Byte[7:	[0]				
Description	For TFT output timing adjust: Hsync total clocks H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1C	00					Vsy	nc_st⊦	I_Byte[3:0]		
Description	For TFT output timing adjust: Vsync start position H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

or in part to	any tnira p	art witi	lout til	C PHOI	WITH	COLISC	iii Oi / t	IVII II VL	. OO., L	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1D	00			Vsv	nc stL	Bvte	7:01			
Description	For TFT o Vsync sta The defau	rt positi	ion L-B	djust: yte	_		_	n't need	I to mod	dify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1E	00					Vsyı	nc_pwl	H_Byte	[3:0]	
Description	For TFT o Vsync pul The defau	se widt	h H-By	te	or AM3	202401	N1. Dor	n't need	I to mod	dify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1F	80			Vsyı	nc_pwl	Byte	[7:0]			
Description	For TFT or Vsync pul The defau	se widt	h L-Byt	:e	or AM3	202401	N1. Dor	n't need	I to mod	dify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x20	00					Va	ct_stH_	Byte[3	3:0]	
Description	For TFT o Vertical D The defau	E pulse	e start p	osition			N1. Dor	n't need	I to mod	dify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x21	12			Va	ct_stL_	Byte[7	' :0]			
Description	For TFT or Vertical D The defau	E pulse	e start p	osition			N1. Dor	n't need	I to mod	dify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x22	00					Vac	ct_pwH	_Byte[3:0]	
Description	Vertical A	For TFT output timing adjust: Vertical Active width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x23	F0				ct_pwL	_Byte[7:0]			
Description	Vertical A	For TFT output timing adjust: Vertical Active width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.								

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

	any tnira p	Jane With	iout tii	<u>c prior</u>	WIILLEI	COLISC	TIL OI / L	IVII II VL	<u> </u>	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x24	01					Vt	otalH	Byte[3:	01	
Description	For TFT of Vertical to The defau	otal wid	th H-By	νte	or AM3		_			ify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x25	09			V	totalL_	Byte[7:	0]			
Description	For TFT of Vertical to The defau	otal wid	th L-By	te	or AM3	202401	N1. Dor	ı't need	to mod	ify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	Х	Х	Х	Х	Χ		7:16] bi nory rea addres	nd start	
Description	Memory r	ead sta	rt addr	ess						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory r	ead sta	rt addr	ess						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00		[7:0]	bits of	memor	y write	start ac	ddress		
Description	Memory r	ead sta	rt addr	ess						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00				I] Reve					
Description	[0] Load	output	timing	related	setting	(H syn	c., V sy	nc. and	d DE) to	take effect
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	X				tternRo				
Description	When " REG[0x10]_out_test[6]" : Self test =1 ; The Rout data equal to TestPatternRout[6:0]									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00	Х				tternGo				
Description	When " R The Gout									
Register	Default	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

				_							
Address	(Hex)										
(Hex)											
0x2C	00	Χ	TestPatternBout[6:0]								
Description	When "R	When " REG[0x10]_out_test[6]" : Self test =1 ;									
Description	The Bout	data e	qual to	TestPa	atternB	out[6:0)]				

If you set the "REG[0x10]_out_test[6]" : Self test =1 , the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A] ,REG[2B],REG[2C] data.

REG[2A]=0x3F REG[2B]=0x00 REG[2C]=0x00

Date: 2007/12/28

REG[2A]=0x00 REG[2B]=0x3F REG[2C]=0x00

REG[2A]=0x00 REG[2B]=0x00 REG[2C]=0x3F

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2		DB1	DB0	Remark	
0x2D	00	Х	Х	Χ	Х	[3]		Rising/falling _rota edge[2]rota		tate :0]		
	[3] Outpu 0: TFT P 1: TFT P	OWER	_ circuit	OFF	contro	l;TFT	Power ON/	OFF c	ontrol			
Description	0: The R	Rising/falling edge[2]: 0: The RGB out put data are on the Rising edge of the DCLK. 1: The RGB out put data are on the Falling edge of the DCLK.										
	_rotate [00 : rota 01 : rota 10 : rota 11 : rota	te 0 de te90 d te 270	egree degree									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	B DB2	DB1	DBO) F	Remark	
30	00	X	X	X	X	Х	_	l byte fset[3:	:0]			
Description	Set the F	Horizon	tal offs	et								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	B DB2	DB1	DBO) F	Remark	
31	00			_	L byte	H-Off	set[7:0]					
Description	Set the F	Iorizon	tal offs	et				1				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	B DB2	DB1	DBO) F	Remark	
32	00	X	X	X	X	X	_H byte `	V-Offs	et[3:0]		
Description	Set the V	/ertical	offset									
Register Address	Default (Hex)	DB7	DB6	DB5	DB4	DB3	B DB2	DB1	DBO) F	Remark	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO. LTD.

<u>or in part to</u>	any umu j	Jail Wil	nout th	e prior	WIILLEI	1 001130	SIIL OI AIVII		<u>.O., LII</u>	<u></u>
(Hex)										
33	00									
Description	Set the V	ertical d	offset							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
34	00		[7:4]	Reser	ved		_H byte	H-def	[3:0]	
Description	[3:0] MS	B of im	age ho	rizonta	l physic	cal reso	olution in m	nemory		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
35	40			_	_L byte	H-def	[7:0]			
Description	[7:0] LSB	of imag	ge horiz	zontal p	ohysica	l resolu	ution in me	mory		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
36	01		[7:4]	Reser	ved		_H byte	V-def	[3:0]	
Description	[3:0] MS	[3:0] MSB of image vertical physical resolution in memory								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
37	E0	_L byte V-def[7:0]								
Description	[7:0] LSB	of imag	ge verti	cal phy	/sical re	esolutio	n in memo	ory		

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01, REG[35]=0x40, REG[36]=0x01,

REG[37]=0xE0

EX: 640x240x18bit. REG[34]=0x02, REG[35]=0x80, REG[36]=0x00,

REG[37]=0xF0

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

9 Application Note:

```
void main(void)
 Initial_AMP506 ();
 Full_386SCR(0xf800);
 Full_386SCR(0x07e0);
 Full_386SCR(0x001f);
}
void AMP506_80Mode_Command_SendAddress(BYTE Addr)
{
 SET_nRD;
                        // /RD=1
 CLR_RS;
                        // RS=0
 CLR_CS1;
                        // /CS=0
 CLR_nWRL;
                        // /WR=0
 DB16OUT(Addr);
                        // Data Bus OUT
 SET_nWRL;
                        ///WR=1
 SET_RS;
                        // RS=1
 SET_CS1;
                        // CS=1
}
void AMP506_80Mode_Command_SendData(BYTE Data)
{
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
 DB16OUT(Data);
 SET_nWRL;
 SET_RS;
 SET_CS1;
}
void AMP506_Command_Write(uint8 CMD_Address,uint8 CMD_Value)
 AMP506_80Mode_Command_SendAddress(CMD_Address);
 AMP506_80Mode_Command_SendData(CMD_Value);
}
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
void AMP506_80Mode_16Bit_Memory_SendData(uint16 Dat16bit)
{
  SET_nRD;
  SET_RS;
  CLR_CS1;
  CLR_nWRL;
  DB16OUT(Dat16bit>>8);
  SET_nWRL;
                                   // Low to High Latch Data to AMP506 Buffer
  SET_CS1;
  SET_nRD;
  SET_RS;
  CLR_CS1;
  CLR_nWRL;
  DB16OUT(Dat16bit);
  SET_nWRL;
                                   // Low to High Latch Data to AMP506 Buffer
  SET_CS1;
}
void Initial_AMP506(void)
  AMP506_Command_Write(0x40,0x12); /*[7:6] Reserved
                                         [5] PLL control pins to select out frequency range
                                         0: 20MHz ~ 100MHz 1: 100MHz ~ 300MHz
                                         [4] Reserved [3] Reserved
                                         [2:1] Output Driving Capability
                                         00: 4mA 01: 8mA 10: 12mA 11: 16mA
                                         [0] Output slew rate
                                         0: Fast 1: Slow
                                       */
AMP506_Command_Write(0x41,0x01);
                                            //Set PLL=40Mhz * (0x42) / (0x41)
AMP506_Command_Write(0x42,0x01);
                                         //0x41 [7:6] Reserved [5:0] PLL Programmable
                                         pre-divider, 6bit(1~63)
                                        //0x42 [7:6] Reserved [5:0] PLL Programmable loop
                                         divider, 6bit(1~63)
AMP506_Command_Write(0x00,0x00);
                                       // MSB of horizontal start coordinate value
AMP506_Command_Write(0x01,0x00);
                                          // LSB of horizontal start coordinate value
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
AMP506 Command Write(0x02,0x01);
                                         // MSB of horizontal end coordinate value
AMP506_Command_Write(0x03,0x3F);
                                         // LSB of horizontal end coordinate value
          AMP506_Command_Write(0x04,0x00);
                                                   // MSB of vertical start coordinate value
          AMP506 Command Write(0x05,0x00);
                                                      // LSB of vertical start coordinate value
          AMP506_Command_Write(0x06,0x01);
                                                   // MSB of vertical end coordinate value
          AMP506 Command Write(0x07,0x3F);
                                                      // LSB of vertical end coordinate value
          AMP506_Command_Write(0x08,0x01);
                                                   // MSB of input image horizontal resolution
          AMP506_Command_Write(0x09,0x40);
                                                   // LSB of input image horizontal resolution
          AMP506_Command_Write(0x0a,0x00);
                                                   //[17:16] bits of memory write start address
          AMP506_Command_Write(0x0b,0x00);
                                                   //[15:8] bits of memory write start address
          AMP506_Command_Write(0x0c,0x00);
                                                   //[7:0] bits of memory write start address
AMP506_Command_Write(0x10,0x0D);
                                          /*[7] Output data bits swap
                                                                          0: Normal 1:Swap
                                      [6] Output test mode enable 0: disable 1: enable
                                      [5:4] Serial mode data out bus selection
                                      00: X_ODATA17 ~ X_ODATA12 active, others are set to
zero
                                      01: X_ODATA11 ~ X_ODATA06 active, others are set to
zero
                                      10: X_ODATA05 ~ X_ODATA00 active, others are set to
zero
                                      11: reserved
                                      [3] Output data blanking
                                      0: set output data to 0
                                                              1: Normal display
                                    [2] Parallel or serial mode selection
                                      0: serial data out
                                                             1: parallel data output
                                    [1:0] Output clock selection
                                    00: system clock divided by 2
                                    01: system clock divided by 4
                                    10: system clock divided by 8
                                    11: reserved */
         AMP506_Command_Write(0x11,0x05);
      /*[7] Reserved
        [6:4] Even line of serial panel data out sequence or data bus order of parallel panel
        000: RGB
                     001: RBG
                                 010: GRB 011: GBR 100: BRG 101: BGR
                                                                                  Others:
reserved
        [3] Reversed
        [2:0] Odd line of serial panel data out sequence
```

AMPIRE CO., LTD.

Preliminary The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD 000: RGB 001: RBG 010: GRB 011: GBR 100: BRG 101: BGR Others: */ reserved AMP506_Command_Write(0x12,0x00); // [3:0] MSB of output H sync. pulse start position AMP506_Command_Write(0x13,0x00); //[7:0] LSB of output H sync. pulse start position AMP506 Command Write(0x14,0x00); // [3:0] MSB of output H sync. pulse width AMP506_Command_Write(0x15,0x10); //[7:0] LSB of output H sync. pulse width AMP506_Command_Write(0x16,0x00); //[3:0] MSB of output DE horizontal start position AMP506_Command_Write(0x17,0x38); //[7:0] LSB of output DE horizontal start position AMP506_Command_Write(0x18,0x01); //[3:0] MSB of output DE horizontal active region in pixel AMP506_Command_Write(0x19,0x40); //[7:0] LSB of output DE horizontal active region in pixel AMP506_Command_Write(0x1a,0x01); //[7:4] Reserved [3:0] MSB of output H total in pixel AMP506_Command_Write(0x1b,0xb8); //[7:0] LSB of output H total in pixel AMP506_Command_Write(0x1c,0x00); //[3:0] MSB of output V sync. pulse start position AMP506_Command_Write(0x1d,0x00); //[7:0] of output V sync. pulse start position AMP506_Command_Write(0x1e,0x00); //[7:4] Reserved [3:0] MSB of output V sync. pulse width AMP506_Command_Write(0x1f,0x08); //[7:0] LSB of output V sync. pulse width AMP506_Command_Write(0x20,0x00); // [3:0] MSB of output DE vertical start position AMP506_Command_Write(0x21,0x12); //[7:0] LSB of output DE vertical start position AMP506_Command_Write(0x22,0x00); // [3:0] MSB of output DE vertical active region in line AMP506_Command_Write(0x23,0xf0); //[7:0] LSB of output DE vertical active region in line AMP506_Command_Write(0x24,0x01); //[7:4] Reversed [3:0] MSB of output V total in

AMP506_Command_Write(0x25,0x09); AMP506_Command_Write(0x26,0x00);

AMP506_Command_Write(0x27,0x00);

AMP506_Command_Write(0x28,0x00);

AMP506_Command_Write(0x29,0x01);

line

//[7:0] LSB of output V total in line

// [17:16] bits of memory read start address

//[7:0] [15:8] bits of memory read start address

//[7:0] [7:0] bits of memory read start address

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
//[7:1] Reversed [0] Load output timing related setting (H sync., V sync. and DE) to take effect
   AMP506_Command_Write(0x2d,0x08); /* [7:4] Reserved
                                         [3] Output pin X_DCON level control
                                         [2] Output clock inversion
                                                                     0: Normal 1: Inverse
                                         [1:0] Image rotate
                                          00: 0° 01: 90° 10: 270° 11: 180°
   AMP506_Command_Write(0x30,0x00); //[7:4] Reserved [3:0] MSB of image horizontal shift
value
   AMP506_Command_Write(0x31,0x00); //[7:0] LSB of image horizontal shift value
   AMP506_Command_Write(0x32,0x00); //[7:4] Reserved [3:0] MSB of image vertical shift
value
   AMP506 Command Write(0x33,0x00); //[7:0] LSB of image vertical shift value
   AMP506_Command_Write(0x34,0x01);
  // [3:0] MSB of image horizontal physical Resolution in memory
   AMP506_Command_Write(0x35,0x40);
   //[7:0] LSB of image horizontal physical resolution in memory
       AMP506_Command_Write(0x36,0x01);
//[7:4] Reserved [3:0] MSB of image vertical physical resolution in memory
       AMP506_Command_Write(0x37,0xe0);
//[7:0] LSB of image vertical physical resolution in memory
void AMP506_WindowSet(uint16 S_X,uint16 S_Y,uint16 E_X,uint16 E_Y)
          AMP506_80Mode_Command_SendAddress(0x00);
          AMP506_80Mode_Command_SendData((S_X)>>8);
          AMP506 80Mode Command SendData(S X);
          AMP506_80Mode_Command_SendData((E_X-1)>>8);
          AMP506_80Mode_Command_SendData(E_X-1);
          AMP506_80Mode_Command_SendData(S_Y>>8);
          AMP506_80Mode_Command_SendData(S_Y);
          AMP506_80Mode_Command_SendData((E_Y-1)>>8);
          AMP506_80Mode_Command_SendData(E_Y-1);
}
void Full_386SCR(uint16 Dat16bit)
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
{
  int32 k,l;
  AMP506_WindowSet(0,0,Resolution_X,Resolution_Y);
  AMP506_80Mode_Command_SendAddress(0xc1); //_DisplayRAM_WriteEnable_
  for(k=0;k<240*2;k++)
  {
    for(l=0;l<320;l++)
    {
        AMP506_80Mode_16Bit_Memory_SendData(Dat16bit);
    }
  }
  AMP506_80Mode_Command_SendAddress(0x80); // DisplayRAM_WriteDisable_</pre>
```

The TFT LCD controller default value is for AM320240N1 already. So we can start to write our data in a few steps:

Target: To write a 640x240 data to Display RAM and scroll the display data by change the Horizontal offset register.

- 9.1 Step 1: Make sure the interface Protocol.
- 9.2 Step 2: Define the Horizontal ram seize = 640 and Vertical ram size = 240 640x240x18bit. REG[34]=0x02, REG[35]=0x80, REG[36]=0x00,

REG[37]=0xF0

Date: 2007/12/28

```
9.3 Step 3: Define the Panel X Size = 320
```


REG[8]=0x01, REG[9]=0x40

9.4 Step4: Define the Write window. Start=(0,0) End=(619,239)

REG[0]=0x00 , REG[1]=0x00 , REG[2]=0x02 , REG[3]=0x6B , // Start X , End X

REG[4]=0x00, REG[5]=0x00, REG[6]=0x00, REG[7]=0xEF, // Star Y, End Y

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



9.5 Step5: Write the 640x240x18 bit data consecutively



9.6 Step6: The display will show the following image.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

9.7 Step7: Change the Horizontal offset to switch or scroll the display data.

Set the Horizontal offset = 160, REG[30]=00 REG[31]=A0 . You will see



9.8 Step8: Change the Horizontal offset to switch or scroll the display data.

Set the Horizontal offset = 320 , REG[30]=01 REG[31]=40 . You will see



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

DISPLAYED COLOR AND INPUT DATA

	Color & Gray									D	ATA S	SIGNA	L							
		Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
		Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
		Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic		Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color		Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
		Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
		Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
		White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
		Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
		Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Reu		Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
		Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
		Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
		Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
		Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green			:	••	:	••	••	••	••	••	••	••	:	•••	••	:	:	:	:	:
Green		Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
			:	••		••	••	••		••	••	••	:	••	••	:	:	:	:	:
		Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
		Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
		Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
		Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue		:	:	::	:	••	••	••	::	:	••	•	:	• •	••	:	:	:	:	:
Dide		Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
		:	:	:	:	:	••	••	:	:	:	:	:	:	:	:	:	:	:	:
		Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
		Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

10 QUALITY AND RELIABILITY

10.1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature : $25 \pm 5^{\circ}$ C Humidity : $60 \pm 25\%$ RH.

10.2 SAMPLING PLAN

Sampling method shall be in accordance with MIL-STD-105E, level II, normal single sampling plan.


10.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

10.4 APPEARANCE

Date: 2007/12/28

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

10.5 INSPECTION QUALITY CRITERIA

No.	Item	Criterior	for de	fects	Defect type
1	Non display	No non display is allowed		Major	
2	Irregular operation	No irregular operation is a	allowed		Major
3	Short	No short are allowed			Major
4	Open	Any segments or comm are rejectable.	on patte	rns that don't activate	Major
5	Black/White spot (I)	Size D (mm) D ≤ 0.15 0.15 < D ≤ 0.20 0.20 < D ≤ 0.30 0.30 < D	Minor		
6	Black/White line (I)	Length(mm) 10 < L 5.0 < L < 10 1.0 < L < 5.0 0.04 < W < 0.06 < W < 0.07 < W	0.06 0.07	Acceptable number 5 3 2 1	Minor
7	Black/White sport (II)	Size D (mm) D ≤ 0.30 0.30 < D ≤ 0.50 0.50 < D ≤ 1.20 1.20 < D	Ac	ceptable number Ignore 5 3	Minor
8	Black/White line (II)	Length (mm) Width (20 < L	0.07 0.09 0.10	Acceptable number 5 3 2 1	Minor
9	Back Light	No Lighting is rejectab Flickering and abnorm		g are rejectable	Major
10	Display pattern		$\frac{\text{Jnit:mm}}{\frac{D+E}{2}} \le \\ \text{damages}$	$0.25 \frac{F+G}{2} \le 0.25$	Minor

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

<u> </u>		illiu part Williou	t trie prior	wiilleii	consent of AMPIRE C	O., LID
	Blemish &					
	Foreign matters	Size D (r	•	Ac	ceptable number	
11	0:	D <u><</u> 0.15			Ignore	Minor
'''	Size:	0.15 < D < 0.20			3	IVIII IOI
	$D = \frac{A+B}{2}$	0.20 < D < 0.30	0		2	
	2	0.30 < D			0	
		<u> </u>				
		Width (mm)	Length	(mm)	Acceptable number	
	Scratch on	W <u><</u> 0.0	Igno		Ignore	
		3	Igno L <u>≤</u> 2		Ignore	
	Polarizer	0.03 <w<u><0.05</w<u>	L <u>></u> 2		1 191016	
12	1	0.03 \vv <u>. <</u> 0.03	L > 1			Minor
	A A	0.05 <w<u><0.08</w<u>	L <u><</u> 1		Ignore	
	→ B	0.05~VV <u>~</u> 0.06	Note		Note(1)	
	•	0.08 <w< td=""><td>NOLE</td><td>(1)</td><td>Note(1)</td><td></td></w<>	NOLE	(1)	Note(1)	
		Note(1) Regard	as a blomis	h		
		Note(1) Regard	as a Dieiriis	11		
		Size D (r	mm)	Ac	ceptable number	
40	Bubble in	D < 0.20)		Ignore	Minan
13	polarizer	0.20 < D < 0.50			3	Minor
	•	$0.50 < D \le 0.80$			2	
		0.80 < D			0	
		<u> </u>				
	Stains on	01 : 11 1	4.1			
14	LCD panel				ven when wiped lightly	Minor
	surface	with a soft clot	n or simila	r cleanin	g too are rejectable.	
15	Rust in Bezel	Rust which is	visible in th	ie bezel i	is rejectable.	Minor
	Defect of					
16	land surface	Evident crevic	es which is	visible a	are rejectable	Minor
10	contact (poor	Evident dievie	CO WITHOUT IC	, violoic c	are rejectable.	Willion
	soldering)					
		1. Failure to m	ount narte			Major
17	Parts	2. Parts not in		cations s	are mounted	Major
1 /	mounting	3. Polarity, for				-
			•			Major
			d width is	more t	han 50% beyond pad	Minor
18	Parts	outline.				
	alignment				and more than 50% of	Minor
		the leads is	s off the pa	id outline).	
	0	1. 0.45<φ	,N≧1			Major
	Conductive	2. 0.30<φ<0.4	Minor			
19	foreign matter	• •	ball (unit: mm)			
	(Solder ball,	3. 0.50 <l< td=""><td>,N≥1</td><td></td><td>, ,</td><td>Minor</td></l<>	,N≥1		, ,	Minor
	Solder chips)		•	solder ch	ip (unit: mm)	
					burnout, the pattern is	
				•	re for repair; 2 or more	Minor
20	Faulty PCB	places are	IVIII IOI			
20	correction		Minor			
1		been perfo	•	out, and	d no resist coating has	Minor
		neen hend	iiiicu.			

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO. LTD.

_ 	in part to arry t						<u> </u>
				have brigh nber defect	it dot or Dark o ion:	dot.	
21	Defect Dot	Bright dot	Dark dot	Total dot	Distance between Dark dark		Minor
		2	3	4	L≧5 mm		

11 Reliability test items:

Test Item	Test Conditions	Note
High Temperature Operation	70±3°C , t=96 hrs	
Low Temperature Operation	-20±3°C , t=96 hrs	
High Temperature Storage	80±3°C , t=96 hrs	1,2
Low Temperature Storage	-30±3°C , t=96 hrs	1,2
Humidity Test	40°C , Humidity 90%, 96 hrs	1,2
Thermal Shock Test	-30°C ~ 25°C ~ 80°C 30 min. 5 min. 30 min. (1 cycle) Total 5 cycle	1,2
Vibration Test (Packing)	Sweep frequency: 10~55~10 Hz/1min Amplitude: 0.75mm Test direction: X.Y.Z/3 axis Duration: 30min/each axis	2
Static Electricity	150pF 330 ohm ±8kV, 10times air discharge 150pF 330 ohm ±4kV, 10times contact discharge	

Note 1: Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions

(15-35°C, 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

12 USE PRECAUTIONS

12.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

12.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

12.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

12.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

12.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warrantee for all products and three months warrantee for all repairing products.

13 OUTLINE DIMENSION

Date: 2007/12/28

13.1 OUTLINE DIMENSION

