## Am2946/Am2947

Octal Three-State Bidirectional Bus Transceivers

#### DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- 3-state inputs/outputs for interfacing with bus-oriented systems; PNP inputs reduce input loading
- V<sub>CC</sub> 1.15V<sub>OH</sub> interfaces with TTL, MOS and CMOS
   48mA, 300pF bus drive capability; Low power 8mA per bidirectional bit
- Am2946 inverting transceivers; Am2947 noninverting transceivers; Transmit/Receive and Chip Disable simplify control logic
- Bus port stays in hi-impedance state during power up/ down

#### GENERAL DESCRIPTION

The Am2946 and Am2947 are 8-bit state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading. One input, Transmit/Receive, determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a 3-state condition. Chip Disable is functionally the same as an active LOW chip select.

The output high voltage (V<sub>OH</sub>) is specified at V<sub>CC</sub> – 1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.





#### PIN DESCRIPTION

Pin No.	Name	1/0	Description
	Ag-A7	1/0	A port inputs/outputs are receiver output drivers when T/R is LOW and are transmit inputs when T/R is HIGH.
	B <sub>0</sub> -B <sub>7</sub>	1/0	B port inputs/outputs are transmit output drivers when T/R is HIGH and receiver inputs when T/R is LOW.
9	CD		Chip Disable forces all output drivers into 3-state when HIGH (same function as active LOW chip select, CS).
11	T/R	1	Transmit/Receive direction control determines whether A port or B port drivers are in 3-state. With T/R HIGH A port is the input and B port is the output. With T/R LOW A port is the output and B port is the input.

#### FUNCTION TABLE

Inputs	(	Condition	8
Chip Disable	L	L	н
Transmit/Receive	L	н	x
A Port	Out	In	HI-Z
B Port	In	Out	HI-Z

Am2946/Am2947

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature68	5°C to +150°C
Supply Voltage	7.0V
Input Voltage	5.5V
Output Voltage	5.5V
Lead Temperature (Solder, 10 seconds)	300°C

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices
Temperature
Supply Voltage + 4.75V to + 5.25V
Military (M) Devices
Temperature55°C to +125°C
Supply Voltage
Operating ranges define those limits over which the function- ality of the device is guaranteed.

#### DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description		Test Conditions			Min	Typ (Note 1)	Max	Units	
A PORT (A0-A7	7)									
Ин	Logical "1" Input Voltage	C	$D = V_{IL} MAX, T/$	R = 2.0V			2.0			Volts
Ma	Logical ''0'' Input Voltage		CD = VILMAX					0.8	Volts	
VIL		T/	R = 2.0V		MIL				0.7	
		C	D = VIL MAX,		I <sub>OH</sub> = -0.4mA	mA .	V <sub>CC</sub> - 1.15	V <sub>CC</sub> - 0.7		
Voн	Logical "1" Output Voltage	Т/	′ <b>R</b> = 0.8∨		I <sub>OH</sub> = - 3.0	mA	2.7	3.95		Volts
		C	) = VII MAX,	I <sub>OL</sub> = 12mA				0.3	0.4	
Vol	Logical "0" Output Voltage		T/R = 0.8V COM'L IOL = 24mA			0.35	0.50	Volts		
os	Output Short Circuit Current		D = V <sub>IL</sub> MAX, T/ DC = MAX, Note	R = 0.8V, V <sub>O</sub> = 2	• OV,		- 10	- 38	- 75	mA
н	Logical "1" Input Current	CE	$D = V_{  } MAX, T/$	Ř = 2.0V, V∣ =	2.7V			0.1	80	μA
1	Input Current at Maximum Input	Voltage CE	$D = 2.0V, V_{CC} N$	AX, $V_I = V_{CC}$	MAX				1	mA
hL .	Logical "0" Input Current	CE	$D = V_{IL} MAX, T/$	R = 2.0V, V <sub>I</sub> =	0.4V			-70	- 200	μA
Vc	Input Clamp Voltage	CE	D = 2.0V, I <sub>IN</sub> = -	12mA		,		-0.7	-1.5	Volts
			) = 2.0V		$V_{O} = 0.4V$				- 200	μA
lod	Output/Input 3-State Current		$V_0 = 4.0V$				80	μ		
B PORT (B0-B7		<u> </u>								
√н	Logical "1" Input Voltage CD = VIL MAX, T/R =		R = V <sub>IL</sub> MAX			2.0			Volts	
VIL	Logical ''0" Input Voltage	CD_= VII	D_= VIL MAX,	×VIL MAX,		DM'L			0.8	Volts
•1L		T/R = VIL MAX		MI				0.7		
			$I_{OH} = -0.4$		V <sub>CC</sub> -1.15	V <sub>CC</sub> -0.8				
VOH Logical "1" Output Voltage	T/	T/B = 20V	I <sub>OH</sub> = - 5.0		2.7	3.9 3.6		Volts		
					$I_{OH} = -10r$		2.4	0.3	0.4	
			CD = VIL MAX.	1 <sub>OL</sub> = 20m/			0.3	0.4	Volts	
VOL	Logical "0" Output Voltage		(R = 2.0V			A		0.4 0.5	0.5	10115
os	Output Short Circuit Current	٧c	D = V <sub>IL</sub> MAX, T/ <sub>CC</sub> = MAX, Note	2			- 25	- 50	- 150	ΜM
ын	Logical "1" Input Current		D = VIL MAX, T/					0.1	80	μA
4	Input Current at Minimum Input							1	mA	
4L	Logical "0" Input Current		$D = V_{IL} MAX, T/$		V  = 0.4V			- 70	- 200	μA
Vc	Input Clamp Voltage	CI	$D = 2.0V, I_{IN} = -$	12mA	1			-0.7	- 1.5	Volts
lco	Output/input 3-State Current	C	D = 2.0V		$V_{\rm O} = 0.4 V$ $V_{\rm O} = 4.0 V$				- 200 200	μA
CONTROL INP	UTS CD, T/R				•					
VIH	Logical "1" Input Voltage						2.0			Volts
VIL	Logical "0" Input Voltage				CC	DM'L			0.8	Volts
			- 2 7)/		M	IL.		0.5	20	μA
<u>lin</u>	Logical "1" Input Current		= 2.7V					0.5	1.0	mA
<b>η</b>	Input Current at Maximum Input	voltage V(	$CC = MAX, V_1 = V$	CU MIRA	Τ/			-0.1	-0.25	
կլ	Logical "0" Input Current	v	= 0.4V		CE			-0.1	-0.25	mA
Vc	Input Clamp Voltage	1 In	<sub>N</sub> ≕ – 12mA					- 0.8	- 1.5	Volts
POWER SUPPL	LY CURRENT									
			$D = V_{I} = 2.0V, V$					70	100	-
			$CD = 0.4V$ , $V_{INA} = T/\overline{R} = 2.0V$ , $V_{CC} = MAX$				100	150	mA	
Icc ·	Power Supply Current		$CD = 2.0V, V_1 = 0.4V, V_{CC} = MAX$				70	100		
	Am2947B		$CD = V_{INA} = 0.4V, T/\overline{R} = 2.0V, V_{CC} = MAX$				90	140		



# Am2946/Am2947

### SWITCHING CHARACTERISTICS (T\_A = +25°C, V\_{CC} = 5.0V) Am2946

Parameter	Description	Test Conditions	Typ (Note 1)	Max	Units
	A PORT DAT	A/MODE SPECIFICATIONS			
<sup>1</sup> PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, $T/\overline{R} = 0.4V$ (Figure 1) R <sub>1</sub> = 1k, R <sub>2</sub> = 5k, C <sub>1</sub> = 30pF	8	12	ns
<sup>t</sup> PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, $T/\overline{R} = 0.4V$ (Figure 1) R <sub>1</sub> = 1k, R <sub>2</sub> = 5k, C <sub>1</sub> = 30pF	11	16	ns
tplza	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B <sub>0</sub> to B <sub>7</sub> = 2.4V, $T/\overline{R}$ = 0.4V (Figure 3) S <sub>3</sub> = 1, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	10	15	ns
<sup>t</sup> PHZA	Prepagation Delay from a Logical "1" to 3-State from CD to A Port	$B_0$ to $B_7 = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$	8	15	ns
<sup>t</sup> PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 30pF$	19	25	ns
<sup>t</sup> PZHA	Propagation Delay from 3-State to a Logical "1" from CD to A Port	B <sub>0</sub> to B <sub>7</sub> = 0.4V, $T/\overline{R}$ = 0.4V (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 5k, C <sub>4</sub> = 30pF	19	25	ns
	B PORT DAT	A/MODE SPECIFICATIONS	······································		
PDHLB	Propagation Delay to a Logical ''0'' from	CD = 0.4V, T/ $\overline{R}$ = 2.4V (Figure 1) R <sub>1</sub> = 100 $\Omega$ , R <sub>2</sub> = 1k, C <sub>1</sub> = 300pF	12	18	ns
FUNCE	A Port to B Port	$R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	7	12	ns
Френв	Propagation Delay to a Logical "1" from	CD = 0.4V, T/ $\vec{R}$ = 2.4V (Figure 1) R <sub>1</sub> = 100 $\Omega$ , R <sub>2</sub> = 1k, C <sub>1</sub> = 300pF	15	20	ns
TULND	A Port to B Port	$R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	9	12	ns
PLZ8	Propagation Delay from a Logical ''0'' to 3-State from CD to B Port	A <sub>0</sub> to A <sub>7</sub> = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 1, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	13	18	ns
<sup>t</sup> РНZВ	Propagation Delay from a Logical "1" to 3-State from CD to B Port	$A_0$ to $A_7 = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	8	15	ns
	ropagation Delay from 3-State to a Logical "0"	A <sub>0</sub> to A <sub>7</sub> = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 1, R <sub>5</sub> = 100 $\Omega$ , C <sub>4</sub> = 300pF	25	35	ns
<sup>t</sup> PZLB	from CD to B Port	$S_3 = 1, R_5 = 667\Omega, C_1 = 45pF$	16	22	ns
	Propagation Delay from 3-State to a Logical "1"	A <sub>0</sub> to A <sub>7</sub> = 0.4V, $T/\overline{R} = 2.4V$ (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 300pF	22	35	ns
tрzнв	from CD to B Port	$S_3 = 0, R_5 = 5k, C_1 = 45pF$	14	22	ns
	TRANSMIT RECI	EIVE MODE SPECIFICATIONS	<u> </u>		
		CD = 0.4V (Figure 2)			i
<sup>t</sup> TRL	Propagation Delay from Transmit Mode to Receive a Logical ''0'', T/R to A Port	$S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 5pF$ $S_2 = 1$ , $R_3 = 1k$ , $C_2 = 30pF$	23	33	ns
	Propagation Delay from Transmit Mode to Receive	CD = 0.4V (Figure 2)			
TRH	a Logical "1", T/R to A Port	$S_1 = 0$ , $R_4 = 100\Omega$ , $C_3 = 5pF$ $S_2 = 0$ , $R_3 = 5k$ , $C_2 = 30pF$	22	33	ns
IRTL	Propagation Delay from Transmit Mode to Receive	CD = 0.4V (Figure 2) S <sub>1</sub> = 1, R <sub>4</sub> = $100\Omega$ , C <sub>3</sub> = 300pF	26	35	ns
-	a Logical ''0'', T/R to B Port	$S_2 = 1$ , $R_3 = 300\Omega$ , $C_2 = 5pF$			
<sup>і</sup> ятн	Propagation Delay from Transmit Mode to Receive a Logical ''1'', T/R to B Port	CD = 0.4V (Figure 2) S <sub>1</sub> = 0, R <sub>4</sub> = 1k, C <sub>3</sub> = 300pF	27	35	ns
۰۰۰۰  s		$S_2 = 0$ , $R_3 = 300\Omega$ , $C_2 = 5pF$			

Note: 1. All typical values given are for V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C. 2. Only one output at a time should be shorted.

5

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified Am2946

n anna 1777 an Anna (an Tao Ing Marina an A	al and the second s			MILITARY Am2946	
Parameter	Description	Test Conditions	Max	Max	Units
		ORT DATA/MODE SPECIFICATIONS			
	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/R = 0.4V (Figure 1) $R_1 = 1k, R_2 = 5k, C_1 = 30pF$	16	19	ns
POLMA	Propagation Delay to a Logical	$CD = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 1) $B_1 = 1k$ , $B_2 = 5k$ , $C_1 = 30pF$	20	23	ns
	Propagation Delay from a Logical "0" to 3-State from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/R = 0.4V$ (Figure 3) $S_2 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$	18	21	ns
	Propagation Delay from a Logical	$B_0$ to $B_7 = 0.4V$ , $T/R = 0.4V$ (Figure 3) $S_2 = 0$ , $B_5 = 1k$ , $C_4 = 15pF$	18	21	ns
PZLA	Propagation Delay from 3-State to a Logical "O" from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/R = 0.4V$ (Figure 3) $S_2 = 1$ , $B_5 = 1k$ , $C_4 = 30pF$	28	33	ns
	Propagation Delay from 2-State to a Logical "1" from CD to A Port		28	33	ns
P;7A	E Logical / Hold OD to A Cold	ORT DATA/MODE SPECIFICATIONS	3		
		CD = 0.4V, T/R = 2.4V (Figure 1)	24	29	ns
<b>TPDHLB</b>	Propagation Delay to a Logical "0" from A Port to B Port	$R_1 = 100\Omega$ , $R_2 = 1k$ , $C_1 = 300pF$ $R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	16	19	ns
		$R_1 = 66752, R_2 = 5K, C_1 = 45pt$ $CD = 0.4V, T/\overline{R} = 2.4V$ (Figure 1)	25	30	ns
1PDLHB	Propagation Delay to a Logical	$R_1 = 100\Omega$ , $R_2 = 1k$ , $C_1 = 300pF$	19	22	ns
	Propagation Delay from a Logical	$R_1 = 367\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$ A <sub>0</sub> to A <sub>7</sub> = 2.4V, $T/\overline{R} = 2.4V$ (Figure 3)	23	26	ns
tpi_ZB	"O" to 3-State from CD to 9 Port	S <sub>3</sub> = 1, R <sub>5</sub> ≈ 1k, C <sub>4</sub> = 15p⊢			
tPHZB	Propagation Delay from a Logical	A <sub>0</sub> to A <sub>7</sub> = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	18	21	ns
	Detry from 2 State to	A <sub>0</sub> to A <sub>7</sub> = 2.4V, $T/\overline{R}$ = 2.4V(Figure 3) S <sub>3</sub> = 1, R <sub>5</sub> = 100 $\Omega$ , C <sub>4</sub> = 300pF	38	43	ns
<sup>t</sup> PZLB	Propagation Delay from 3-State to a Logical "0" from CD to B Port	$S_3 = 1, R_5 = 567 \Omega, C_4 = 45 pF$	26	30	ns
		Ao to A7 = 0.4V, T/R = 2.4V(Figure 3)	38	43	ns
t <sub>PZHB</sub>	Propagation Delay from 3-State to a Logical "1" from CD to B Port	$S_3 = 0$ , $R_5 = 1k$ , $C_4 = 300pF$ $S_3 = 0$ , $R_5 = 5k$ , $C_4 = 45pF$	26	30	ns
		SMIT RECEIVE MODE SPECIFICATI	ONS		
	Propagation Delay from Transmit	1CD = 0.4V (Figure 2)		43	ns
<sup>t</sup> TRL	Mode to Receive a Logical "0", T/R to A Port	$S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 5pF$ $S_2 = 1$ , $R_3 = 1k$ , $C_2 = 30pF$	38	43	
t <sub>TRH</sub>	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	$\begin{array}{l} \text{CD = } 0.4\text{V} \ (\text{Figure 2}) \\ \text{S}_1 = 0, \ \text{R}_4 = 100\Omega, \ \text{C}_3 = 5\text{pF} \\ \text{S}_2 = 0, \ \text{R}_3 = 5\text{k}, \ \text{C}_2 = 30\text{pF} \end{array}$	38	43	ns
tari	Propagation Delay from Receive Mode to Transmit a Logical "0", T/R to B Port	$\begin{array}{l} \text{CD} = 0.4 \text{V} \ (\text{Figure 2}) \\ \text{S}_1 = 1, \ \text{R}_4 = 100 \Omega, \ \text{C}_3 = 300 \text{pF} \\ \text{S}_2 = 1, \ \text{R}_3 = 300 \Omega, \ \text{C}_2 = 5 \text{pF} \end{array}$	41	47	ns
tятн	Propagation Delay from Receive Mode to Transmit a Logical "1", T/B to B Port	CD = 0.4V (Figure 2) S <sub>1</sub> = 0, R <sub>4</sub> = 1k, C <sub>3</sub> = 300pF S <sub>2</sub> = 0, R <sub>3</sub> = 300Ω, C <sub>2</sub> = 5pF	41	47	ns

# Am2946/Am2947

.

## SWITCHING CHARACTERISTICS (T<sub>A</sub> = + 25°C, V<sub>CC</sub> = 5.0V) Am2947

Parameter	Description	Test Conditions	Typ (Note 1)	Max	Units
	A PORT DAT	A/MODE SPECIFICATIONS			
<sup>t</sup> PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	$CD = 0.4V, T/\overline{R} = 0.4V$ (Figure 1) $R_1 = 1k, R_2 = 5k, C_1 = 30pF$	14	18	ns
PDLHA	Propagation Delay to a Logical ''1'' from B Port to A Port	$CD = 0.4V, T/\overline{R} = 0.4V$ (Figure 1) $R_1 = 1k, R_2 = 5k, C_1 = 30pF$	13	18	ns
PLZA	Propagation Delay from a Logical "0" to 3-State from CD to A Port	$B_0$ to $B_7 = 0.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$	11	15	ns
PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$	8	15	ns
<sup>l</sup> PZLA	Propagation Delay from 3-State to a Logical "0" from CD to A Port	B <sub>0</sub> to B <sub>7</sub> = 0.4V, $T/\overline{R}$ = 0.4V (Figure 3) S <sub>3</sub> = 1, R <sub>5</sub> = 1k, C <sub>4</sub> = 30pF	19	25	ns
<sup>t</sup> PZHA	Propagation Delay from 3-State to a Logical "1" from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$ , $R_5 = 5k$ , $C_4 = 30pF$	19	25	ns
	B PORT DAT	A/MODE SPECIFICATIONS			
	Propagation Delay to a Logical "0" from	CD = 0.4V, $T/\overline{R}$ = 2.4V (Figure 1) $R_1 = 100\Omega$ , $R_2 = 1k$ , $C_1 = 300pF$	18	23	ns
PDHLB	A Port to B Port	$R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	11	18	ns
	Propagation Delay to a Logical "1" from	$CD = 0.4V, T/\overline{R} = 2.4V \text{ (Figure 1)}$ $R_1 = 100\Omega, R_2 = 1k, C_1 = 300\text{pF}$	16	23	ns
<sup>t</sup> PDLHB	A Port to B Port	$R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	11	18	ns
<sup>t</sup> PLZB	Propagation Delay from a Logical "0" to 3-State from CD to B Port	A <sub>0</sub> to A <sub>7</sub> = 0.4V, T/ $\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> , = 1, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	` 13	18	ns
<sup>t</sup> РНZВ	Propagation Delay from a Logical "1" to 3-State from CD to B Port	A <sub>0</sub> to A <sub>7</sub> = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> , = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	8	15	ns
	Propagation Delay from 3-State to a Logical "0"	A <sub>0</sub> to A <sub>7</sub> = 0.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 1, R <sub>5</sub> = 100Ω, C <sub>4</sub> = 300pF	25	35	ns
tpzlb	from CD to B Port	$R_3 = 1, R_5 = 667\Omega, C_1 = 45pF$	16	22	ns
	Propagation Delay from 3-State to a Logical "1"	A <sub>0</sub> to A <sub>7</sub> = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 300pF	26	35	ns
<sup>t</sup> PZHB	from CD to B Port	$S_3 = 0, R_5 = 5k, C_1 = 45pF$	14	22	ns
	TRANSMIT REC	EIVE MODE SPECIFICATIONS			
	1	CD = 0.4V (Figure 2)			1
tTBL	Propagation Delay from Transmit Mode to Receive a Logical ''0'', T/R to A Port	$S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 5pF$	28	38	ns
-1116	a Logical "O", I/R to A Port	$S_2 = 1$ , $R_3 = 1$ k, $C_2 = 30$ pF			
		CD = 0.4V (Figure 2)	1		ns
твн	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	$S_1 = 1, R_4 = 100\Omega, C_3 = 5pF$	28	38	
		$S_2 = 0, R_3 = 5k, C_2 = 30pF$			
		CD = 0.4V (Figure 2)			1
<b>t</b> ATL	Propagation Delay from Transmit Mode to Receive a Logical "0", $T/\overline{R}$ to 8 Port	$S_1 = 1$ , $R_4 = 100\Omega$ , $C_3 = 300 pF$	31	40	ns
	a Logical V, Inn to 5 For	$S_2 = 0, R_3 = 300\Omega, C_2 = 5pF$			
		CD = 0.4V (Figure 2)			
tөтн	Propagation Delay from Transmit Mode to Receive	$S_1 = 0, R_4 = 1k, C_3 = 300pF$	31	40	ns
100	a Logical ''1'', T/R to B Port	$S_2 = 1$ , $R_3 = 300\Omega$ , $C_2 = 5pF$			

Note: 1. All typical values given are for  $V_{CC}$  = 5.0V and  $T_A$  = 25°C. 2. Only one output at a time should be shorted.

•

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified Am2947

			COMMERCIAL Am2947	MILITARY Am2947	
Parameter	Description	Test Conditions	Max	Max	Units
Parameter		ORT DATA/MODE SPECIFICATIONS			
PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/R = 0.4V (Figure 1) $R_1 = 1k, R_2 = 5k, C_1 = 30pF$	21	24	ns
	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, $T/R = 0.4V$ (Figure 1) $R_1 = 1k$ , $R_2 = 5k$ , $C_1 = 30pF$	21	24	ns
	Propagation Delay from a Logical "0" to 3-State from CD to A Port	B <sub>0</sub> to B <sub>7</sub> = 0.4V, $T/R = 0.4V$ (Figure 3) S <sub>3</sub> = 1, R <sub>5</sub> = 1k, C <sub>4</sub> = 15pF	18	21	ns
PHZA	Propagation Delay from a Logical "1" to 3-State from CD to A Port	$B_0$ to $B_7 = 2.4V$ , $T/R = 0.4V$ (Figure 3) So = 0, $B_5 = 1k$ , $C_4 = 15pF$	18	21	ns
	Propagation Delay from 3-State to a Logical "0" from CD to A Port	$B_0$ to $B_7 = 0.4V$ , $T/R = 0.4V$ (Figure 3) $S_2 = 1$ , $R_5 = 1k$ , $C_4 = 30pF$	28	33	ns
	Propagation Delay from 3-State to a Logical "1" from CD to A Port	$\begin{array}{l} B_0 \ \text{to} \ B_7 = 2.4 \text{V}, \ \text{T/R} = 0.4 \text{V} \ \text{(Figure 3)} \\ S_3 = 0, \ R_5 = 5 \text{k}, \ C_4 = 30 \text{pF} \end{array}$	28	33	ns
	B P	ORT DATA/MODE SPECIFICATIONS	5		,
<u> </u>		$CD = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 1)	28	34	ns
<sup>t</sup> PDHLB	Propagation Delay to a Logical	$R_1 = 100\Omega$ , $R_2 = 1k$ , $C_1 = 300pF$ $R_1 = 667\Omega$ , $R_2 = 5k$ , $C_1 = 45pF$	22	25	ns
		CD = 0.4V, T/R = 2.4V (Figure 1)	28	34	ns
1PDLH8	Propagation Delay to a Logical	$\begin{array}{c} R_1 = 100\Omega, \ R_2 = 1k, \ C_1 = 300 pF \\ R_1 = 667\Omega, \ R_2 = 5k, \ C_1 = 45 pF \end{array}$	22	25	ns
	Propagation Delay from a Logical	As to $A_7 = 0.4V$ , $T/\overline{R} = 2.4V$ (Figure 3)	23	26	ns
<sup>t</sup> PLZB	"0" to 3-State from CD to B Port Propagation Delay from a Logical	$S_3 = 1$ , $R_5 = 1k$ , $C_4 = 15pF$ Aq to A <sub>7</sub> = 2.4V, $T/\overline{R} = 2.4V$ (Figure 3)	18	21	ns
<sup>t</sup> PHZB	"1" to 3-State from CD to B Port	$S_3 = 0$ , $R_5 = 1k$ , $C_4 = 15pF$ A <sub>0</sub> to A <sub>7</sub> = 0.4V, $T/\overline{R} = 2.4V$ (Figure 3)	+	+	
	Propagation Delay from 3-State to	A <sub>0</sub> to A <sub>7</sub> = 0.4V, 1/H = 2.4V (Figure 3) S <sub>3</sub> = 1, R <sub>5</sub> = 100 $\Omega$ , C <sub>4</sub> = 300pF	38	43	ns
t₽ZLB	a Logical "0" from CD to B Port	$S_3 = 1$ , $R_5 = 667\Omega$ , $C_4 = 45pF$	26	30	ns
		A <sub>0</sub> to A <sub>7</sub> = 2.4V, $T/\overline{R}$ = 2.4V (Figure 3) S <sub>3</sub> = 0, R <sub>5</sub> = 1k, C <sub>4</sub> = 300pF	38	43	ns
<sup>1</sup> PZHB	Propagation Delay from 3-State to a Logical "1" from CD to B Port	$S_3 = 0, R_5 = 1k, C_4 = 300\mu$ $S_3 = 0, R_5 = 5k, C_4 = 45pF$	26	30	ns
	TRAN	SMIT RECEIVE MODE SPECIFICATI	ONS		
ttril	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	$\begin{array}{l} \text{CD} = 0.4 \text{V} \ (\text{Figure 2}) \\ \text{S}_1 = 0, \ \text{R}_4 = 100 \Omega, \ \text{C}_3 = 5 \text{pF} \\ \text{S}_2 = 1, \ \text{R}_3 = 1 \text{k}, \ \text{C}_2 = 30 \text{pF} \end{array}$	42	48	ns
<sup>t</sup> TRH	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	$\begin{array}{l} \text{CD} = 0.4 \text{V} \ (\text{Figure 2}) \\ \text{S}_1 = 1, \ \text{R}_4 = 100 \Omega, \ \text{C}_3 = 5 \text{pF} \\ \text{S}_2 = 0, \ \text{R}_3 = 5 \text{k}, \ \text{C}_2 = 30 \text{pF} \end{array}$	42	48	ns
t <sub>RTL</sub>	Propagation Delay from Receive Mode to Transmit a Logical "0", T/R to B Port	$\begin{array}{l} \text{CD} = 0.4 \text{V} \ (\text{Figure 2}) \\ \text{S}_1 = 1, \ \text{R}_4 = 100 \Omega, \ \text{C}_3 = 300 \text{pF} \\ \text{S}_2 = 1, \ \text{R}_3 = 300 \Omega, \ \text{C}_2 = 5 \text{pF} \end{array}$	45	51	ns
trth	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure 2) $S_1 = 0$ , $R_4 = 1k$ , $C_3 = 300pF$ $S_2 = 1$ , $R_3 = 300\Omega$ , $C_2 = 5pF$	45	51	ns

Ň