

Am2914

Vectored Priority Interrupt Controller

m2914

add XC pkb

Ynit Paris

DISTINCTIVE CHARACTERISTICS

- Accepts 8 interrupt inputs Interrupts may be pulses or levels and are stored internally
- Built-in mask register Six different operations can be performed on mask register
- Built-in status register Status register holds code for lowest allowed interrupt
- Vectored output Output is binary code for highest priority unmasked interrupt
- Expandable Any number of Am2914's may be stacked for large interrupt systems
- Microprogrammable Executes 16 different microinstructions Instruction enable pin aids in vertical microprogramming

GENERAL DESCRIPTION

The Am2914 is a high-speed, eight-bit priority interrupt unit that is cascadable to handle any number of priority interrupt request levels. The high-speed of the Am2914 makes it ideal for use in Am2900 family microcomputer designs, but it can also be used with the Am9080A MOS microprocessor.

The Am2914 receives interrupt requests on 8 interrupt input lines (Po-P7). A LOW level is a request. An internal latch may be used to catch pulses on these lines, or the latch may be bypassed so the request lines drive the leveltriggered interrupt register directly. An 8-bit mask register is used to mask individual interrupts. Considerable flexibility is provided for controlling the mask register. Requests in the interrupt register are ANDed with the corresponding bits in the mask register and the results are sent to an 8-input priority encoder, which produces a three-bit encoded vector representing the highest numbered input which is not masked.

An internal status register is used to point to the lowest priority at which an interrupt will be accepted. The contents of the status register are compared with the output of the priority encoder, and an interrupt request output will occur if the vector is greater than or equal to status. Whenever a vector is read from the Am2914 the status register is automatically updated to point to one level higher than the vector read. (The status register can be loaded externally or read out at any time using the S pins.) Signals are provided for moving the status upward across devices (Group Advance Send and Group Advance Receive) and for inhibiting lower priorities from higher order devices (Ripple Disable, Parallel Disable, and Interrupt Disable). A status overflow output indicates that an interrupt has been read at the highest priority.

The Am2914 is controlled by a 4-bit instruction field I₀-I₃. The command on the instruction lines is executed if IE is LOW and is ignored if IE is HIGH, allowing the 4 l bits to be shared with other devices.

RELATED PRODUCTS

	Part No.	Description
	Am2902A	Carry Look-ahead Generator
	Am2913	Priority Interrupt Expander
	Am25LS138	3-to-8 Decoder
	Am27S19	Mapping PROM
tasheeth		.3
		4778
		1

3

004778

Publication #

03576

Rev.

E

Issue Date: January 1987

4778

Advanced Micro Devices

AMD

Amendment







PIN DESCRIPTION

P7-0 Interrupt Request (Inputs) Active LOW level or latched pulses.

LB Latch Bypass (Input)

When HIGH, the interrupt latches are transparent. When LOW, the latches are negative pulse catchers.

M₇₋₀ Mask Bus (Input/Ouput)

Bidirectional bus to load or read interrupt mask.

I₃₋₀ Microinstruction Inputs (Input)

IE Instruction Enable (Input)

The microinstruction is executed if $\overline{\text{IE}}$ is LOW and is ignored if $\overline{\text{IE}}$ is HIGH.

GAR Group Advance Receive (Input)

During a Master Clear or Read Vector microinstruction, this input signal is used to load the Lowest Group Enable flipflop. GAR of the lowest priority group must be LOW.

GAS Group Advance Send (Output)

During a Read Vector microinstruction, this output signal is LOW when the highest priority vector of the group is being read. GAS should be connected to GAR of the next higher group in a cascaded system.

RD Ripple Disable (Output)

This output is LOW when Interrupt Disable (ID) is LOW, or the Lowest Group Enabled is LOW, or an Interrupt Request (IR) is generated in the group. This output is connected to the Interrupt Disable (ID) input of the next lower group.

FUNCTIONAL DESCRIPTION

The Microinstruction Decode circuitry decodes the Interrupt Microinstructions and generates required control signals for the chip.

The Interrupt Register holds the Interrupt Inputs and is an eight-bit, edge-triggered register which is set on the rising edge of the Clock (CP) signal.

The Interrupt latches are set/reset-type latches. When the Latch Bypass (LB) signal is LOW, the latches are enabled and act as negative pulse catchers on the inputs to the Interrupt Register. When the Latch Bypass (LB) signal is HIGH, the Interrupt latches are transparent.

The Mask Register holds the eight mask bits associated with the eight interrupt levels. The register may be loaded from or read to the M Bus. Also, the entire register or individual mask bits may be set or cleared.

The Interrupt Detect circuitry detects the presence of any unmasked Interrupt (\overline{P}_{0-7}) Input. The eight-input Priority Encoder determines the highest priority, non-masked Interrupt Input and forms a binary coded Interrupt Vector. Following a Vector Read, the three-bit Vector Hold Register holds the binary coded interrupt vector. This stored vector is used for clearing interrupts.

The three-bit Status Register holds the status bits and may be loaded from or read to the S Bus. During a Vector Read, the Incrementer increments the Interrupt Vector by one, and the result is clocked into the Status Register. Thus the Status

PD Parallel Disable (Output)

This output is HIGH when the Lowest Group Enabled flipflop is LOW or an interrupt is generated in the group.

GS Group Signal (Output)

The output of the Lowest Group Enabled flipflop.

GE Group Enable (Input)

Input to the Lowest Group Enabled flipflop.

SO Status Overflow (Output)

This output signal is LOW after the highest priority vector of the group has been read. It stays LOW until a Master Clear or Load Status microinstruction is executed. \overline{SO} of the highest priority group should be connected to the Interrupt Disable (ID) of the same group. \overline{SO} signals of lower priority groups are unused.

S2-0 Status Bus (Input/Output)

Bidirectional bus to load or read the status register.

ID Interrupt Disable (Input)

When LOW, this input inhibits the Interrupt Request (IR) output and generates a Ripple Disable (RD) output.

IR Interrupt Request (Output)

Open collector output which is active LOW.

V2-0 Vector Output (Output)

CP Clock Input (Input)

Register always points to the lowest level at which an interrupt will be accepted.

The three-bit Comparator compares the Interrupt Vector with the contents of the Status Register and indicates if the Interrupt Vector is greater than or equal to the contents of the Status Register.

The Lowest Group Enabled Flip-Flop is used when a number of Am2914's are cascaded. In a cascaded system, only one Lowest Group Enabled Flip-Flop is LOW at a time. It indicates the eight interrupt group, which contains the lowest priority interrupt level which will be accepted and is used to form the higher order status bits.

The Interrupt Request and Group Enable logic contain various gating to generate the Interrupt Request (\overline{IR}), Parallel Disable (PD), Ripple Disable (\overline{RD}), and Group Advance Send (\overline{GAS}) signals.

The Status Overflow (SO) signal is used to disable all interrupts. It indicates the highest priority Interrupt Vector has been read and the Status Register has overflowed.

The Clear Control logic generates the eight individual clear signals for the bits in the Interrupt Latches and Register. The Vector Clear Enable Flip-Flop indicates if the last vector read was from this group. When it is set, it enables the Clear Control Logic.

The clock (CP) signal is used to clock the Interrupt Register, Mask Register, Status Register, Vector Hold Register, and the Lowest Group Enabled, Vector Clear Enable and Status Overflow Flip-Flops, all on the clock LOW-to-HIGH transition.



Note 1: SET/CLEAR those bits which have corresponding M-Bus bits equal to one.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Continuous0.5 V to +7.0 V
DC Voltage Applied to Outputs For
High Output State0.5 V to +V _{CC} Max.
DC Input Voltage0.5 V to +5.5 V
DC Output Current, Into Outputs
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature TA0 to) +70℃
Supply Voltage + 4.75 V to	+5.25 V
Military (M) Devices	
Temperature T _C 55 to	+ 125°C
Supply Voltage +4.5 V to	+5.5 V
Temperature T _C 55 to	+ 125°C + 5.5 V

Operating ranges define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified; Included in Group A, Subgroup 1, 2, 3 Tests unless otherwise noted

Parameters	Description	т	Test Conditions (Note 1)			Min.	Max.	Uni
VOH	Output HIGH Voltage	V _{CC} = Min.,		MIL, IOH	=-1.0 mA	2.4		
*OH	Output HIGH Voltage	VIN = VIH or VII	$V_{IN} = V_{IH}$ or V_{IL} COM'L, $I_{OH} = -2.6$		I _{OH} = -2.6 mA	2.4		Vol
ICEX	Output Leakage Current for IR Output	V _{CC} = Min., V _O = 5.5 V				250	μÅ	
				I _{OL} = 4.0	mA		0.4	
VOL	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{II}	-	l _{OL} = 8.0) mA		0.45	Vo
			-	^I OL = 12	.0 mA		0.5	1
ViH	Input HIGH Level	Guaranteed inputs	ut logical HIGI	H voltage)	2.0		Vo
VIL	Input LOW Level	Guaranteed inputs	ut logical LOW	/ voltage			0.8	Vo
V <u>I</u>	Input Clamp Voltage	V _{CC} = Min., I _{IN}	= – 18 mA				-1.5	Vo
			M ₀₋₇			-0.15		
			Γ	S ₀₋₂			-0.1	0.1
	Input LOW Current	V _{CC} = Max., V _{IN} = 0.4 V		L. B.			-0.4	1
liL Input LOV				I. D.			-2.0	-2.0 mA
				ĨĔ			-1.2	
				All Others			0.8	
				M ₀₋₇			150	
				S ₀₋₂			100	
L		V _{CC} = Max.,	GE, GAR		7		40	
ин	Input HIGH Current	$V_{IN} = 2.7 V$		IE			60	<u>μ</u> Α
				I. D.			60	
		All Others					20	
1	Input HIGH Current	V _{CC} = Max., V _{IN}	= 5.5 V				1.0	m
				M ₀₋₇			- 150	
OZL			V _{OUT} = 0.	5 V	S ₀₋₂		- 100	
		V N.		V ₀₋₂			-50	
	Off-State Output Current	V _{CC} = Max.			M ₀₋₇		150	μ
OZH			VOUT = 2.	4 V	S ₀₋₂		100	
				_	V ₀₋₂	50		
Icc Po			00141		0 to +70°C		305	
	Dawar Suzzki Current		COM'L 70°C		70°C		285	
	Power Supply Current	V _{CC} = Max.			-55 to +125°C		310	- mA
		MIL 125°C			125°C		260	
sc	Output Short Circuit Current (Note 2)	$V_{CC} = Max. + V_{OUT}, V_{OUT} = 0.5 V$				-30	85	m

Notes: 1. For conditions shown as Min. or Max., use the appropriate value specified under Operating Ranges for the applicable device type. 2. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

SWITCHING CHARACTERISTICS over operating voltage and temperature range; included in Group A, Subgroups 9, 10, 11 Tests unless otherwise noted

 $C_L = 50 pF$. Measurements made at 1.5V.

TABLE I. CLOCK AND INTERRUPT INPUT PULSE WIDTHS (ns)

Time	COMMERCIAL	MILITARY
Minimum Clock LOW Time	30	30
Minimum Clock HIGH Time	30	30
Minimum Interrupt Input (Po-P7) LOW Time for Guaranteed Acceptance (Pulse Mode)	40	40
Maximum Interrupt Input (P0-P7) LOW Time for Guaranteed Rejection (Pulse Mode)	8	8
Minimum Clock Period, IE = H on current cycle and previous cycle	50	55
Minimum Clock Period, IE = L on current cycle or previous cycle	100	110

TABLE II. MAXIMUM COMBINATIONAL PROPAGATION DELAYS (ns)

						To C	Dutput					
		COMMERCIAL						MILITARY				
From Input	M Bus	S Bus	V ₀₁₂	ĪR	RD	GAS	M Bus	S Bus	V ₀₁₂	ĪR	RD	GAS
īΕ	52*	60°	65*	-	-	56	60*	68*	70*	-	-	62
l0123	52*	60*	65*	-	-	56	60*	68*	70*	-	-	62
Irpt. Disable	-	-	45*	52	20	30	-	-	48*	60	22	33

*Enable/Disable. Disable: CL = 5 pF, 0.5 V Change on outputs.

TABLE III. MAXIMUM DELAYS FROM CLOCK TO OUTPUTS (ns)

		COMMERCIAL							MILITARY						
Clock Path	То V ₀₁₂	To IR	To PD	To RD	To GAS	To SO	To GS	То V ₀₁₂	To IR	To PD	To RD	To GAS	To SO		
Irpt Latches and Register	76	97	67	67	80	-	-	82	105	75	75	85	-	-	
Mask Register	-	97	67	67	-	-	- "	-	105	75	75	-	-	-	
Status Register	67	88	63	63	-	-	-	73	96	66	66	-	-	-	
Lowest Group Enabled Flip-Flop	-	-	48	52	-	-	38	-	-	54	58	-	-	45	
Irpt Request Enable Flip-Flop	-	62	-	-	-	-	-	-	66	-	-	-	_	-	
Status Overflow Flip-Flop	-	-	-	-	-	35	-	-	-	-	-	-	40	-	

TABLE IV. SETUP AND HOLD TIME REQUIREMENTS (ns)

(All relative to clock LOW-to-HIGH transition)

	COMME	RCIAL	MILIT	ARY		
From Input	Set-Up Time	Hold Time	Set-Up Time	Hold Time		
S-Bus	15	19	15	19		
M-Bus	15	16	15	16		
P ₀ -P ₇	15	9	15	9		
LB	20	0	20	0		
IE I ₀₁₂₃ (See Note)	55 t _{pwL} + 33	0	55 t _{pwL} + 40	0		
GE	15	13	15	13		
GAR	15	17	15	17		
Ū	42	14	42	14		
P ₀ -P ₇ Hold Time Relative to LB	-	25	-	25		

Note: tpwL is the Clock LOW Time. Both Set-up times must be met.



KEY TO SWITCHING WAVEFORMS



Notes on Test Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

- Ensure the part is adequately decoupled at the test head. Large changes in supply current when the device switches may cause function failures due to V_{CC} changes.
- 2. Do not leave inputs floating during any tests, as they may oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5 - 8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivoits momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins which may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using $V_{II} \le 0$ V and $V_{IH} \ge 3$ V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide actual Sentry programs, under license from Sentry.
- 7. Capacitive Loading for A.C. Testing Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another, but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters that call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays" that measure the propagation delays into and out of the high impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is peformed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken with a

bench set up are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at <u>both</u> capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench set up and the knowledge that certain D.C. measurements (I_{OH}, I_{OL}, for example) have already been taken and are within specification. In some cases, special D.C. tests are performed in order to facilitate this correlation.

8. Threshold Testing

The noise associated with automatic testing, the long, inductive cables, and the high gain of bipolar devices when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for <u>each</u> input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and A.C. testing are performed at "hard" input levels rather than at $V_{\rm IL}$ max

9. A.C. Testing

Occasionally, parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other A.C. tests that have been performed. These correlations are arrived at by the cognizant engineer by using data from precise bench measurements in conjunction with the knowledge that certain D.C. parameters have already been measured and are within specification.

In some cases, certain A.C. tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.



IC000451



CL 044







*For Reference only

ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES

ALABAMA ARIZONA,	(205) 882-9122
Tempe	(602) 242-4400
Tucson	(602) 792-1200
CALIFORNIA,	. ,
El Segundo	(213) 640-3210
Newport Beach	(714) 752-6262
San Diego	(619) 560-7030
Sunnyvale	(408) 720-8811
Woodland Hills	(818) 992-4155
COLORADO	(303) 741-2900
CONNECTICUT,	
	(203) 264-7800
FLORIDA,	
Clearwater	(813) 530-9971
Ft. Lauderdale	(305) 484-8600
Melbourne	(305) 729-0496
Oriando	(305) 859-0831
GEORGIA	(404) 449-7920
ILLINOIS	(312) 773-4422
INDIANA	(317) 244-7207
KANSAS	(913) 451-3115

MARYLAND	(301) 796-9310
MASSACHUSETTS	(617) 273-3970
MINIEGOTA	()
MINNESOTA	(612) 938-0001
MISSOURI	(314) 275-4415
NEW JERSEY	(201) 299-0002
NEW YORK,	()
Liverpool	(315) 457-5400
Poughkeepsie	(914) 471-8180
Woodbury	(516) 364-8020
NORTH CAROLINA,	• • • • • • • • • • • • • • • • • • • •
OBEOON	(919) 847-8471
OREGON	(503) 245-0080
OHIO,	
Columbus	(614) 891-6455
PENNSYLVANIA,	• •
Allentown	(215) 398-8006
Willow Grove	(215) 657-3101
TEXAS,	
Austin	(512) 346-7830
Dallas	(214) 934-9099
Houston	(713) 785-9001
WASHINGTON	• • • • • • • • • • • • •
	(206) 455-3600
WISCONSIN	(414) 782-7748

INTERNATIONAL SALES OFFICES

BELGIUM, Bruxelies	TEL:(02) 771 99 93 FAX:(02) 762-3716 TLX:61028
CANADA, Ontario,	
Kanata	TEL: (613) 592-0090
	TEL: (416) 224-5193
	FAX: (416) 224-0056
FRANCE.	······································
Paris	TEL:
	FAX:
	TLX:
GERMANY.	
Hannover area	TEL:(05143) 50 55
	FAX:(05143) 55 53
	TLX:
München	TEL: (089) 41 14-0
	FAX:(089) 406490
	TLX:
Stuttoart	TEL:(0711) 62 33 77
6	FAX: (0711) 625187
	TLX:721882

HONG KONG,	
Kowloon	TEL: 3-695377
	FAX: 1234276
	TLX:
ITALY, Milano	TEL:(02) 3390541
	FAX:(02) 3498000
	TLX:
JAPAN, Tokyo	TEL: (03) 345-8241
	FAX:
• •	TLX: J24064 AMDTKOJ
LATIN AMERICA,	
Ft. Lauderdale,	TEL: (305) 484-8600
SWEDEN, Stockholm	FAX: (305) 485-9736
	_TLX:5109554261 AMDFTL
SWEDEN, Stockholm	
	FAX: (08) 733 22 85
	TLX:11602
UNITED KINGDOM,	
Manchester area	TEL:
	(
	TLX:628524
London area	TEL: (04862) 22121
	FAX: (04862) 22179
	TLX:859103

NORTH AMERICAN REPRESENTATIVES

CALIFORNIA		
I ² INCOEM (4	408)	988-3400
		496-6868
IDAHO		
INTERMOUNTAIN TECH MKGT (2	208)	888-6071
INDIANA		
SAI MARKETING CORP (317)	241-9276
IOWA		
LORENZ SALES	319)	377-4666
MICHIGAN		
SAI MARKETING CORP (313)	227-1786
NEBRASKA	,	
LORENZ SALES (4	402)	475-4660

NEW MEXICO
THORSON DESERT STATES (505) 293-8555
NEW YORK
NYCOM, INC
OHIO
Dayton
DOLFUSS ROOT & CO (513) 433-6776
Strongsville
DOLFUSS ROOT & CO (216) 238-0300
PENNSYLVANIA
DOLFUSS ROOT & CO (412) 221-4420
UTAH
R ² MARKETING

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

 ADVANCED MICRO DEVICES
 901
 Thompson PI., P.O. Box 3453, Sunnyvale, CA 94088, USA
 © 1987
 Advanced Micro Devices, Inc.

 TEL:
 (408)
 732-2400
 TWX:
 910-339-9280
 TELEX:
 34-6306
 TOLL FREE:
 (800)
 538-8450
 Printed in
 U.S.A.
 AIS-WCP-2300-01/87-0