

SPECIFICATIONS

CUSTOMER	
CUSTOMER PART NO.	
AMP PART NO.	AM-240320METNQW-00H
APPROVED BY	
DATE	

 $\ oxdot$ Approved For Specifications

☐ Approved For Specifications & Sample

AMP DISPLAY INC

9856 SIXTH STREET RANCHO CUCAMONGA CA 91730 TEL: 909-980-13410 FAX: 909-980-1419 WWW.AMPDISPLAY.COM

APPROVED BY	CHECKED BY	ORGANIZED BY

Date: 2012/05/02

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2008/02/15	-	New Release	Emil
2008/05/27	18	Addition protocol of SPI I/F.	Emil
2008/06/23	-	Release the official part No. to AM-240320METNQW-00H.	Emil
2008/07/07	10	Correction the Gate and Source scan direction.	Emil
2012/08/29	3,10,11,	Correct the interface mode to SPI and RGB mode.	Emil
	13		
2012/08/29	29	Update the mechanical drawing.	Emil

1 Features

This single-display module is suitable for cell phone application. The Main-LCD adopts one backlight with High brightness 4-lamps white LED.

- (1) Construction: 2.8" a-Si color TFT-LCD, White LED Backlight, and FPCB.
- (2) Main LCD: 2.1 Amorphous-TFT 2.8 inch display, transmissive, Normally white type, 12 o'clock.
 - 2.2 240(RGB)×320 dots Matrix, 1/320 Duty.
 - 2.3 Main LCD Driver IC: ILI9320.
 - 2.4 Real 262K colors display (18bit Interface mode).
- (3) Low cross talk by frame rate modulation.
- (4) Direct data display with display RAM.
- (5) Partial display function: You can save power by limiting the display space.
- (6) MCU Interface: SPI interface.
- (7) Digital RGB interface: 18bit and 6bit Digital RGB interface.
- (8) Abundant command functions:

Area scroll function

Display direction switching function

Power saving function

Electric volume control function: you are able to program the temperature compensation function.

2 Mechanical specifications

Dimensions and weight

Item		Specifications	Unit
External shape dimensions		*1 50.2 (W) x 69.2 (H) .	mm
Main	Pixel size	0.18 (W) x 0.18 (H)	mm
LCD	Active area	43.2 (W) x 57.6 (H)	mm
Number of Pixels		240(H)x320(V) pixels	mm
Weight		TBD	g

^{*1.} This specification is about External shape on shipment from AMPIRE.

3 Absolute max. ratings and environment

3-1 Absolute max. ratings

Ta=25°C GND=0V

Item	Symbol	Min.	Max.	Unit	Remarks
Power voltage	VCC – GND	-0.3	+4.6	V	
Power voltage	VCI – GND	-0.3	+4.6	V	
Power voltage	LED A – LED K	-0.5	+4.0	V	
Input voltage	VIN	-0.5	VDD	V	

3-2 Environment

Item	Specifications	Remarks
Storage temperature	Max. +70 ℃ Min20 ℃	Note 1: Non-condensing
Operating temperature	Max. +60 °C Min10 °C	Note 1: Non-condensing

Note 1 : Ta ≤ +40 °C · · · · Max.85%RH

4 Electrical specifications

4-1 Electrical characteristics of LCM

 $(V_{DD}=3.0V, Ta=25 \,{}^{\circ}C)$


Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage	V_{cc}		2.6	2.8	3.3	V
IC power voltage	V_{ci}		2.6	2.8	3.3	
High-level input voltage	V _{IHC}		0.8V _{DD}		V_{DD}	٧
Low-level input voltage	V _{ILC}		0		0.2V _{DD}	٧
Consumption current of VDD	I _{DD}	LED OFF	-	8	-	mA
Consumption current of LED	I _{LED_ON}	V _{LED_ON} =3.6V	-	80	-	mA


 ^{1. 1/320} duty.

4-2 LED back light specification

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Forward voltage	V_{f}	I _f =80mA	2.9	3.3	3.6	V
Reverse voltage	V _r		-	-	12	V
Forward current	I _f	4-chip Parallel	75	80	85	mA
Power Consumption	P_{BL}	I _f =80mA	-	288	-	mW
Uniformity (with L/G)	-	I _f =80mA	80%*1	-	-	
Bare LED Luminous intensity	V _f	3.6V 80mA	3000	-	-	cd/m ²
Luminous color	White					
Chip connection	4 chip parallel connection					

Bare LED measure position:





*1 Uniformity (LT): $\frac{Min(P1 \sim P9)}{Max(P1 \sim P9)} \times 100 \ge 80\%$

5 Optical characteristics

Main LCD

5.1 Optical characteristics

 $(1/320 \text{ Duty in case except as specified elsewhere Ta = }25^{\circ}\text{C})$

LED backlight transmissive module:


LLD backing							
Item	Symbol	Temp.	Min.	Std.	Max.	Unit	Conditions
Response	Tr	25 °C		15	25		$\theta = 0^{\circ}$, $\varphi = 0^{\circ}$
time	Tf	25 °C		20	30	ms	(Note 2)
Contrast ratio	CR	25 °C	200	300	1	-	θ=0°, φ=0° LED:ON, LIGHT:OFF (Note 4)
Transmittance	Т	25 °C	5.7	6.0	ı	%	
NTSC	%	25 °C	50	55			
Visual angle range front and rear	θ	25 °C		(θf) 60 (θb) 60		De- gree	φ= 0°, CR≥10 LED:ON LIGHT:OFF (Note 3)
Visual angle range left and right	θ	25 °C		(θI) 70 (θr) 70		De- gree	φ=90°, CR≧10 LED:ON LIGHT:OFF (Note 3)
Visual angle direction priority				12:00			(Note 5)
Brightness			225	250		Cd/ m2	V _{LED} =3.6V, 80mA Full White pattern


5.2 CIE (x, y) chromaticity (1/320 Duty Ta = 25° C)

Item	Symbol	Т	ransmissiv	Conditions	
itom	Cymbol	Min.	Тур.	Max.	Odriditiono
Red	Х	(0.590)	(0.620)	(0.650)	$\theta=0^{\circ}$, $\phi=0^{\circ}$
Neu	Υ	(0.310)	(0.340)	(0.370)	, i
Green	Х	(0.303)	(0.333)	(0.363)	$\theta=0^{\circ}$, $\phi=0^{\circ}$
Giccii	Υ	(0.564)	(0.594)	(0.624)	•
Blue	X	(0.132)	(0.152)	(0.182)	θ=0°, φ=0°
Dide	Υ	(0.196)	(0.116)	(0.146)	•
White	Х	(0.275)	(0.305)	(0.335)	θ=0°, φ=0°
vville	Υ	(0.294)	(0.324)	(0.354)	, ,


() is a default

NOTE 1: Optical characteristic measurement system







NOTE 2: Response tome definition




NOTE 3: $\phi \cdot \theta$ definition



NOTE 4: Contrast definition



NOTE 5: Visual angle direction priority



6 Block Diagram


Block diagram (Main LCD)

Display format: A-Si TFT transmissive, Normally white type, 12 o'clock.

Display composition: 240 \times RGB \times 320 dots

LCD Driver: ILI9320

Back light: White LED \times 4 (I_{LED}=80mA)



7 Interface specifications

Pin No.	Terminal	Functions	s
1			
2	NC	No Connection.	
3	INC	No Connection.	
4			
5	GND	GND-terminal.	
6	/CS	Chip select signal.	
	700	Fix to GND level when not in use.	
_		A register select signal. Low: select an index or status registe	r.
7	RS	High: select a control register.	
		Fix to GND level when not in use.	
		A write strobe signal and enables an	operation to write data when
8	WR/SCL	the signal is low. Fix to VCC level when not in use.	
	VVIVIGE	SPI Mode:	
		Synchronizing clock signal in SPI mo	de.
		A read strobe signal and enables an	operation to read out data
9	RD	when the signal is low.	
		Fix to VCC level when not in use.	
10	SDI	Serial bus interface data input pin.	
		Fix to GND level when not in use.	
11	SDO	Serial bus interface data output pin. Let SDO as open when not in use.	
12	DB0/PD0	Mode	DB Pin in use
13	DB1/PD1	Mode	SDI, SDO/ PD [17:0]
14	DB2/PD2	Serial Mode/Digital RGB Interface	R[5:0]=PD[5:0]
15	DB3/PD3	Mode	G[5:0]=PD[11:6]
16	DB4/PD4		B[5:0]=PD[17:12]
17	DB5/PD5		
18	DB6/PD6		
19	DB7/PD7		
20	DB8/PD8		
21	DB9/PD9		
22	DB10/PD10		
23	DB11/PD11		
24	DB12/PD12		
25	DB13/PD13		
26	DB14/PD14		
27	DB15/PD15		
28	DB16/PD16		


29	DB17/PD17	
30	/RESET	A Reset pin.
31	ENABLE	A data ENABLE signal in RGB I/F mode.
31	LINABLL	Fix to GND level when not in use.
32	DOTCLK	Dot clock signal in RGB I/F mode.
52	DOTOLK	Fix to GND level when not in use.
33	HSYNC	Frame synchronizing signal in RGB I/F mode.
- 33	TISTING	Fix to GND level when not in use.
34	VSYNC	Frame synchronizing signal in RGB I/F mode.
J -1	VOTING	Fix to GND level when not in use.
35	VCC	A supply voltage to the internal logic: VCC = 2.4~3.3V.
36	VCC	A supply voltage to the internal logic. VCC = 2.4 3.3 v.
37	VCI	A supply voltage to the analog circuit. Connect to an external power
		supply of 2.5 ~ 3.3V.
38	GND	GND-terminal.
39	LED_A	LED Anode.
40	LED_K1	
41	LED_K2	LED Cathode.
42	LED_K3	LED Gallioue.
43	LED_K4	
44	GND	GND-terminal

8 System interface and RGB interface

8.1 RGB interface

The RGB Interface mode is available for ILI9320 and the interface is selected by setting the RIM[1:0] bits as following table.

RIM1	RIM0	RGB Interface	DB pins
0	0	18-bit RGB Interface	DB[17:0]
0	1	16-bit RGB Interface	DB[17:13], DB[11:1]
1	0	6-bit RGB Interface	DB[17:12]
1	1	Setting prohibited	



8.2 Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is selected by setting the IM[3:0] pins (in FPC side) as "010x" level. The chip select pin (nCS), the serial transfer clock pin (SCL), the serial data input pin (SDI) and the serial data output pin (SDO) are used in SPI mode. The ID pin sets the least significant bit of the identification code. The DB[17:0] pins, which are not used, must be tied to DGND.

The SPI interface operation enables from the falling edge of nCS and ends of data transfer on the rising edge of nCS. The start byte is transferred to start the SPI interface and the read/write operation and RS information are also included in the start byte. When the start byte is matched, the subsequent data is received by ILI9320.

The seventh bit of start byte is RS bit. When RS = "0", either index write operation or status read operation is executed. When RS = "1", either register write operation or RAM read/write operation is executed. The eighth bit of the start byte is used to select either read or write operation (R/W bit). Data is written when the R/W bit is "0" and read back when the R/W bit is "1".

After receiving the start byte, ILI9320 starts to transfer or receive the data in unit of byte and the data transfer starts from the MSB bit. All the registers of the ILI9320 are 16-bit format and receive the first and the second byte data as the upper and the lower eight bits of the 16-bit register respectively. In SPI mode, 5 bytes dummy read is necessary and the valid data starts from 6th byte of read back data.

Start Byte Format

Transferred bits	S	1	2	3	4	5	6	7	8
Start byte format	Transfer start		RS	R/W					
		0	1	1	1	0	ID	1/0	1/0

Note: ID bit is selected by setting the IMO/ID pin.

RS and R/W Bit Function

RS	R/W	Function
0	0	Set an index register
0	1	Read a status
1	0	Write a register or GRAM data
1	1	Read a register or GRAM data




Figure 7 Data Format of SPI Interface





Figure8 Data transmission through serial peripheral interface (SPI)

8.3 Timing of System Interface and RGB Interface

RGB Interface

The following are diagrams of interfacing timing with LCD panel control signals in internal operation and RGB interface modes.



9 INSTRUCTION DESCRIPTIONS

9.1 Instruction List

Main LCD Driver IC: ILI9320


				00		9320													
No.	Registers Name	R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
IR	Index Register	w	0	•	,	•	,	,	,	,	-	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
SR	Status Read	R	0	L7	L6	L5	L4	L3	L2	L1	L0	0	0	0	0	0	0	0	0
00h	Driver Code Read	R	1	1	0	0	1	0	0	1	0	0	0	1	0	0	0	1	0
00h	Start Oscillation	w	1	-	•	-	•				-		-			-	-	-	osc
01h	Driver Output Control 1	w	1	0	0	0	0	0	SM	0	SS	0	0	0	0	0	0	0	0
02h	LCD Driving Control	w	1	0	0	0	0	0	1	B/C	EOR	0	0	0	0	0	0	0	0
03h	Entry Mode	w	1	TRI	DFM	0	BGR	0	0	HWM	0	ORG	0	I/D1	I/D0	AM	0	0	0
04h	Resize Control	w	1	0	0	0	0	0	0	RCV 1	RCV 0	0	0	RCH 1	RCH 0	0	0	RSZ1	RSZ0
07h	Display Control 1	w	1	0	0	PTD E1	PTD E0	0	0	0	BAS EE	0	0	GON	DTE	CL	0	D1	D0
08h	Display Control 2	w	1	0	0	0	0	FP3	FP2	FP1	FP0	0	0	0	0	BP3	BP2	BP1	BP0
09h	Display Control 3	w	1	0	0	0	0	0	PTS2	PTS1	PTS0	0	0	PTG1	PTG0	ISC3	ISC2	ISC1	ISC0
0Ah	Display Control 4	w	1	0	0	0	0	0	0	0	0	0	0	0	0	FMA RKO E	FMI2	FMI1	FMIO
0Ch	RGB Display Interface Control 1	w	1	ENC 2	ENC 1	ENC 0	0	0	0	0	RM	0	0	DM1	DM0	0	0	RIM1	RIM0
0Dh	Frame Maker Position	w	1	0	0	0	0	0	0	0	FMP 8	FMP 7	FMP 6	FMP 5	FMP 4	FMP 3	FMP 2	FMP 1	FMP 0
0Fh	RGB Display Interface Control 2	w	1	0	0	0	0	0	0	0	0	0	0	0	VSPL	HSP L	0	DPL	EPL
10h	Power Control 1	w	1	0	0	0	SAP	ВТ3	BT2	BT1	ВТ0	APE	AP2	AP1	AP0	0	DST B	SLP	0
11h	Power Control 2	w	1	0	0	0	0	0	DC12	DC11	DC10	0	DC02	DC01	DC00	0	VC2	VC1	VC0
12h	Power Control 3	w	1	0	0	0	0	0	0	0	VCM R	0	0	0	PON	VRH 3	VRH 2	VRH 1	VRH 0
13h	Power Control 4	w	1	0	0	0	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0	0	0
20h	Horizontal GRAM Address Set	w	1	0	0	0	0	0	0	0	0	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
21h	Vertical GRAM Address Set	w	1	0	0	0	0	0	0	0	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8
22h	Write Data to GRAM	w	1		RAN	/I write dat	a (WD17-0) / read da	ta (RD17-0) bits are t	ransferred	l via differ	ent data bi	us lines ac	cording to	the selec	ted interfa	ices.	
29h	Power Control 7	w	1	0	0	0	0	0	0	0	0	0	0	0	VCM 4	VCM 3	VCM 2	VCM 1	VCM 0
2Bh	Frame Rate and Color Control	w	1	0	0	0	0	0	0	0	0	EXT_ R	0	FR_S EL1	FR_S EL0	0	0	0	0
30h	Gamma Control 1	w	1	0	0	0	0	0	KP1[2]	KP1[1]	KP1[0]	0	0	0	0	0	KP0[2]	KP0[1]	KP0[0]
31h	Gamma Control 2	w	1	0	0	0	0	0	KP3[2]	KP3[1]	KP3[0]	0	0	0	0	0	KP2[2]	KP2[1]	KP2[0]
32h	Gamma Control 3	w	1	0	0	0	0	0	KP5[2]	KP5[1]	KP5[0]	0	0	0	0	0	KP4[2]	KP4[1]	KP4[0]
35h	Gamma Control 4	w	1	0	0	0	0	0	RP1[2]	RP1[1]	RP1[0]	0	0	0	0	0	RP0[2]	RP0[1]	RP0[0]

36h	Gamma Control 5	w	1	0	0	0	VRP1 [4]	VRP1 [3]	VRP1 [2]	VRP1 [1]	VRP1 [0]	0	0	0	VRP0 [4]	VRP0 [3]	VRP0 [2]	VRP0 [1]	VRP0 [0]
37h	Gamma	w	1	0	0	0	0	0	KN1[KN1[KN1[0	0	0	0	0	KN0[KN0[KN0[
0	Control 6								2]	1]	0]			ľ		ľ	2]	1]	0]


No.	Registers	R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
38h	Gamma Control 7	w	1	0	0	0	0	0	KN3[2]	KN3[1]	KN3[0]	0	0	0	0	0	KN2[KN2[1]	KN2[0]
39h	Gamma	w	1	0	0	0	0	0	KN5[KN5[KN5[0	0	0	0	0	2] KN4[KN4[KN4[
0011	Control 8 Gamma	•		_	-	_	-	-	2] RN1[1]	0] RN1[-	-	-	ľ	2]	1] RN0[[0
3Ch	Control 9	w	1	0	0	0	0	0	2]	RN1[1]	0]	0	0	0	0	0	RN0[2]	1]	RN0[0]
3Dh	Gamma Control 10	w	1	0	0	0	VRN 1[4]	VRN 1[3]	VRN 1[2]	VRN 1[1]	VRN 1[0]	0	0	0	VRN 0[4]	VRN 0[3]	VRN 0[2]	VRN 0[1]	VRN 0[0]
	Horizontal																		
50h	Address Start Position	W	1	0	0	0	0	0	0	0	0	HSA7	HSA6	HSA5	HSA4	HSA3	HSA2	HSA1	HSA0
51h	Horizontal Address End			0	0								LIFAO	LIEAS	UEAA	11540	LIEAO	UEAA	HEA0
5111	Position	W	1	0	0	0	0	0	0	0	0	HEA7	HEA6	HEA5	HEA4	HEA3	HEA2	HEA1	HEAU
52h	Vertical Address Start	w	1	0	0	0	0	0	0	0	VSA8	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0
3211	Position	VV	'	U	U	U	U	U	U	U	VSA6	VSAI	VSAU	VOAS	V3A4	VSAS	VSAZ	VSAT	VSAU
53h	Vertical Address End	w	1	0	0	0	0	0	0	0	VEA8	VEA7	VEA6	VEA5	VEA4	VEA3	VEA2	VEA1	VEA0
	Position										12,10		72,10						
60h	Driver Output Control 2	w	1	GS	0	NL5	NL4	NL3	NL2	NL1	NL0	0	0	SCN 5	SCN 4	SCN 3	SCN 2	SCN 1	SCN 0
041-	Base Image																		951
61h	Display Control	W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	NDL	VLE	REV
6Ah	Vertical Scroll Control	W	1	0	0	0	0	0	0	0	VL8	VL7	VL6	VL5	VL4	VL3	VL2	VL1	VL0
	Partial Image										PTD	PTD	PTD	PTD	PTD	PTD	PTD	PTD	PTD
80h	1 Display Position	W	1	0	0	0	0	0	0	0	P08	P07	P06	P05	P04	P03	P02	P01	P00
	Partial Image										PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA
81h	1 Area (Start Line)	W	1	0	0	0	0	0	0	0	08	07	06	05	04	03	02	01	00
	Partial Image										PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA
82h	1 Area (End Line)	W	1	0	0	0	0	0	0	0	08	07	06	05	04	03	02	01	00
001	Partial Image										PTD	PTD	PTD	PTD	PTD	PTD	PTD	PTD	PTD
83h	2 Display Position	W	1	0	0	0	0	0	0	0	P18	P17	P16	P15	P14	P13	P12	P11	P10
84h	Partial Image 2 Area (Start	W	1	0	0	0	0	0	0	0	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA	PTSA
0411	Line)	VV	'	U	U	U	U	U	U	U	18	17	16	15	14	13	12	11	10
85h	Partial Image 2 Area (End	w	1	0	0	0	0	0	0	0	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA	PTEA
	Line)		·								18	17	16	15	14	13	12	11	10
90h	Panel Interface	w	1	0	0	0	0	0	0	DIVI1	DIVI0	0	0	0	0	RTNI	RTNI	RTNI	RTNI
	Control 1										0					3	2	1	0
92h	Panel Interface	w	1	0	0	0	0	0	NOW	NOW	NOW	0	0	0	0	0	0	0	0
	Control 2								12	I1	10								
93h	Panel Interface	w	1	0	0	0	0	0	0	0	0	0	0	0	0	0	MCPI 2	MCPI 1	MCPI 0
	Control 3 Panel																		U
95h	Interface	w	1	0	0	0	0	0	0	DIVE 1	DIVE 0	0	0	RTN E5	RTN E4	RTN E3	RTN E2	RTN E1	RTN E0
-	Control 4 Panel																		
97h	Interface	w	1	0	0	0	0	NOW E3	NOW E2	NOW E1	NOW E0	0	0	0	0	0	0	0	0
	Control 5 Panel																		
98h	Interface	w	1	0	0	0	0	0	0	0	0	0	0	0	0	0	MCP E2	MCP E1	
	Control 6																		

10 Application

10.1 Display ON / OFF




10.2 Deep Standby and Sleep Mode



10.3 Power Supply Configuration

When supplying and cutting off power, follow the sequence below. The setting time for oscillators, step-up circuits and operational amplifiers depends on external resistance and capacitance.



11 Timing Characteristics

11.1 Clock Characteristics


VCC = 2.40 ~ 3.30V, IOVCC = 1.65 ~ 3.30V

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit
External Clock Frequency	fcp	VCC = 2.4 ~ 3.3V	450	550	650	KHz
External Clock Duty	f _{Duty}	VCC = 2.4 ~ 3.3V	45	50	55	
External Clock Rising Time	Trcp	VCC = 2.4 ~ 3.3V	-	-	0.2	μs
External Clock Falling Time	Tfcp	VCC = 2.4 ~ 3.3V	-	-	0.2	μs
RC oscillation clock	fosc	Rf = 100KΩ, VCC = 2.8V	450	550	650	KHz

11.2 AC Characteristics (i80 – system Interface Timing Characteristics)

Normal Write Mode (IOVCC = 1.65~3.3V, VCC=2.4~3.3V)

	ltem	Symbol	Unit	Min.	Тур.	Max.	Test Condition
Pue evele time	Write	t _{cycw}	ns	100	-	-	-
Bus cycle time	Read	tcycr	ns	300	-	-	-
Write low-level pu	lse width	PW_{LW}	ns	50	-	500	-
Write high-level po	ulse width	PW _{HW}	ns	50	-	-	-
Read low-level pu	lse width	PW_{LR}	ns	150	-	-	-
Read high-level pu	ulse width	PW _{HR}	ns	150	-	-	
Write / Read rise /	fall time	twe/twef	ns	-	-	25	
Satura tima	Write (RS to nCS, E/nWR)	4		10	-	-	
Setup time	Read (RS to nCS, RW/nRD)	tas	ns	5	-	-	
Address hold time	•	tah	ns	5	-	-	
Write data set up t	time	t _{DSW}	ns	10	-	-	
Write data hold time		t _H	ns	15	-	-	
Read data delay ti	Read data delay time			-	-	100	
Read data hold tin	ne	t _{DHR}	ns	5	-	-	




${\bf 11.3\,AC\,\,Characteristics}\,(\,\,RGB\,\,Interface\,\,Timing\,\,Characteristics\,)$

18/16-bit Bus RGB Interface Mode (IOVCC = 1.65 ~ 3.3V, VCC=2.4~3.3V)

Item	Symbol	Unit	Min.	Тур.	Max.	Test Condition
VSYNC/HSYNC setup time	tsyncs	ns	0	-	-	-
ENABLE setup time	t _{ENS}	ns	10	-	-	
ENABLE hold time	t _{ENH}	ns	10	-	-	,
PD Data setup time	teds	ns	10	-	-	-
PD Data hold time	t _{PDH}	ns	40	-	-	-
DOTCLK high-level pulse width	PWDH	ns	40	-	-	-
DOTCLK low-level pulse width	PWDL	ns	40	-	-	•
DOTCLK cycle time	tcyco	ns	100	-	-	-
DOTCLK, VSYNC, HSYNC, rise/fall time	t _{rghr} , t _{rghr}	ns	1	-	25	-

6-bit Bus RGB Interface Mode (IOVCC = 1.65 \sim 3.3V, VCC=2.4 \sim 3.3V)


Item	Symbol	Unit	Min.	Тур.	Max.	Test Condition
VSYNC/HSYNC setup time	t _{syncs}	ns	0	-	-	-
ENABLE setup time	t _{ENS}	ns	10	-	-	-
ENABLE hold time	t _{ENH}	ns	10	-	-	-
PD Data setup time	t _{PDS}	ns	10	-	-	-
PD Data hold time	t _{PDH}	ns	30	-	-	-
DOTCLK high-level pulse width	PWDH	ns	30	-	-	-
DOTCLK low-level pulse width	PWDL	ns	30	-	-	-
DOTCLK cycle time	tcycp	ns	80	-	-	-
DOTCLK, VSYNC, HSYNC, rise/fall time	t _{rghr} , t _{rghr}	ns	-	-	25	-



11.4 AC Characteristics (SPI Interface Timing Characteristics)

(IOVCC= 1.653.3V and VCC=2.4~3.3V)

Item	1	Symbol	Unit	Min.	Тур.	Max.	Test Condition
Cariol alask avala tima	Write (received)	t _{SCYC}	ns	100	-	-	
Serial clock cycle time	Read (transmitted)	tscyc	ns	200	-	-	
Serial clock high – level	Write (received)	t _{SCH}	ns	40	-	-	
pulse width	Read (transmitted)	t _{SCH}	ns	100	-	-	
Serial clock low – level	Write (received)	t _{SCL}	ns	40	-	-	
pulse width	Read (transmitted)	t _{SCL}	ns	100	-	-	
Serial clock rise / fall time	e	t _{SCr} , t _{SCf}	ns	-	-	5	
Chip select set up time		t _{CSU}	ns	10	-	-	
Chip select hold time		tсн	ns	50	-	-	
Serial input data set up ti	me	t _{SISU}	ns	20	-	-	
Serial input data hold tim	е	t _{SIH}	ns	20	-	-	
Serial output data set up	time	t _{SOD}	ns	-	-	100	
Serial output data hold tir	me	t _{SOH}	ns	5	-	-	



12 RELIABILITY

Reliability Test Items

Test Item	Test Conditions	Note
High Temperature Operation	60±3°C , t=240 hrs	
Low Temperature Operation	-10±3°C , t=240 hrs	
High Temperature Storage	70±3°C , t=240 hrs	1,2
Low Temperature Storage	-20±3°C , t=240 hrs	1,2
Storage at High Temperature and Humidity	60°C, 90% RH , 240 hrs	1,2
Thermal Shock Test	-20°C (30min) ~ 70°C (30min) 100 cycles	1,2
Vibration Test (Packing)	Sweep frequency: 10 ~ 55 ~ 10 Hz/1min Amplitude: 0.75mm Test direction: X.Y.Z/3 axis Duration: 30min/each axis	2

Note 1: Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions (15-35 $^{\circ}$ C , 45-65 $^{\circ}$ RH).

13 USE PRECAUTIONS

13.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

13.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

13.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

13.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to

- light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

13.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warrantee for all products and three months warrantee for all repairing products.

14 MECHANICAL DRAWING

