

plerow[™] ALN0892

Internally Matched LNA Module


Features

- · S₂₁ = 34.5 dB @ 824 MHz
- = 33.5 dB @ 894 MHz
- · S₂₁ = 34.0 dB @ 890 MHz = 33.0 dB @ 960 MHz
- · NF of 0.65 dB over Frequency
- · Unconditionally Stable
- · Single 5V Supply
- · High OIP3 @ Low Current

Description

The plerow[™] ALN-series is the compactly designed surface-mount module for the use of the LNA with or without the following gain blocks in the infrastructure equipment of the mobile wireless (CDMA, GSM, PCS, PHS, WCDMA, DMB, WLAN, WiBro, WiMAX), GPS, satellite communication terminals, CATV and so on. It has an exceptional performance of low noise figure, high gain, high OIP3, and low bias current. The stability factor is always kept more than unity over the application band in order to ensure its unconditionally stable implementation to the application system environment. The surface-mount module package including the completed matching circuit and other components necessary just in case allows very simple and convenient implementation onto the system board in mass production level.





2-stage Single Type

More Information

Website: www.asb.co.kr E-mail: sales@asb.co.kr

Tel: (82) 42-528-7223 Fax: (82) 42-528-7222

ASB Inc., 4th FI. Venture Town Bldg., 367-17 Goijeong-Dong, Seo-Gu, Daejon 302-716, Korea


Specifications (in Production) Typ. @ T = 25°C, V_s = 5 V, Freq. = 859, 925 MHz, Z_{o.sys} = 50 ohm

	Unit	Specifications					
Parameter		CDMA			GSM		
		Min	Тур	Max	Min	Тур	Max
Frequency Range	MHz	824		894	890		960
Gain	dB	33	34		32.5	33.5	
Gain Flatness	dB		± 0.5	± 0.6		± 0.5	± 0.6
Noise Figure	dB		0.65	0.70		0.60	0.65
Output IP3 (1)	dBm	38	39		38	39	
S11 / S22 ⁽²⁾	dB			-18 / -12			-18 / -12
Output P1dB	dBm	20	21		20	21	
Switching Time (3)	sec		-			-	
Supply Current	mA		170	190		170	190
Supply Voltage	V	5					
Impedance	Ω	50					
Max. RF Input Power	dBm	C.W 29 ~ 31 (before fail)					
Package Type & Size	mm	Surface Mount Type, 13Wx13Lx3.8H					

Operating temperature is -40°C to +85°C. 1) OIP3 is measured with two tones at an output power of 7 dBm / tone separated by 1 MHz.

2) S11/S22 (max) is the worst value within the frequency band.
3) Switching time means the time that takes for output power to get stabilized to its final level after switching DC voltage from 0 V to V_s.

Outline Drawing (Unit: mm)



Pin Number	Function		
3	RF In		
8	RF Out		
10	Vs		
Others	Ground		

Note: 1. The number and size of ground via holes in a circuit board is critical for thermal RF grounding considerations.


2. We recommend that the ground via holes be placed on the bottom of all ground pins for better RF and thermal performance, as shown in the drawing at the left side.


April 2009




plerow[™] ALN0892

Internally Matched LNA Module







S-parameters & K Factor




Noise Figure



OIP3



P1dB







plerow[™] ALN0892

Internally Matched LNA Module


S-parameters




S-parameters & K Factor




Noise Figure



OIP3



P1dB



April 2009



40

30

20

0

-10

-20 -30 -40

-50

-60

0

[월 10

S - Parameter

S21

S22

S11

S12

2000


3000

4000

1000

plerow[™] ALN0892

Internally Matched LNA Module



S-parameters & K Factor

10


9

2


0

9000

Stability Factor K



Noise Figure



OIP3

Frequency [MHz]

5000


6000

7000

8000

Intermod (T				Trig Free
Center		0000 MHz	ñ.	
#Samp Log 10				
dB/ Offst 5.5 dB	<u>, </u>			
Center 925.0 Res BW 47 k		VBW 47	7 kHz	Span 5 MHz Sweep 8.64 ms
TOI (Wor TOI lowe TOI uppe	r		39.94 dBm 39.94 dBm 40.84 dBm	

P1dB




April 2009

4/5




Internally Matched LNA Module

Application Circuit



- The tantal or MLC (Multi Layer Ceramic) capacitor is optional and for bypassing the AC noise introduced from the DC supply. The capacitance value may be determined by customer's DC supply status. The capacitor should be placed as close as possible to V_s pin and be connected directly to the ground plane for the best electrical performance.
- 2) DC blocking capacitors are always necessarily placed at the input and output port for allowing only the RF signal to pass and blocking the DC component in the signal. The DC blocking capacitors are included inside the ALN module. Therefore, C1 & C2 capacitors may not be necessary, but can be added just in case that the customer wants. The value of C1 & C2 is determined by considering the application frequency.

Recommended Soldering Reflow Process



Evaluation Board Layout

