AZ DISPLAYS, INC.

COMPLETE LCD SOLUTIONS

SPECIFICATIONS FOR LIQUID CRYSTAL DISPLAY

www.DataSheet4U.com

PART NUMBER:

REVISED:

AGM1064B Series

MAY 14, 2003

General Specification

Table 1

Item	Standard Value	Unit
Character Format	100X64 DOTS	Dots
Module Dimension	34.1(W) *25.3(H) *2.0(T)	mm
Viewing Area	28.0(W) * 20.9(H)	mm
DOT Size	0.21(W) * 0.234(H)	mm
DOT Pitch	0.24(W) * 0.264(H)	mm
Driving	1/64duty, 1/9bias	
View Direction	6H 12H Other:	
LCD Type	TNSTN GraySTN BlueSTN YellowGreenFSTN PositiveFSTN NegativeColor STNFM LCD	
Display Mode	Reflective Transflective Transmissive	
Driver IC	NT7532H-TABF1	
Interface	6800 8080 I ² C	
DC/DC Converter	Internal External	
Operation Temperature	-10 —60	
Storage Temperature	-20 —70	

Electronic Units

3.1 Absolute Maximum Ratings

No	ITEM	Symbol	Min.	Тур.	Max.	Unit			
1	OPERATING TEMPERATURE	T _{OP}	-10	-	60				
2	STORAGE TEMPERATURE	T _{ST}	-20	-	70				
3	SUPPLY VOLTAGE FOR LOGIC	V_{DD} - V_{SS}	VSS		3.6	V			
4	SUPPLY VOLTAGE FOR LCD	V _{LCD}	VSS		13.5	V			
5	INPUT VOLTAGE	VI	VSS	-	VDD+0.5	V			
6	STATIC ELECTRICITY	Be sure that you are grounded when handing LCM							

3.2 Electrical Characteristics

			(Ta=25 ,	V _{DD} =3.	0V)				
No	Item	Symbol	Condition	Min.	Тур.	Max.	Uni t			
1	Supply Voltage For Logic	V_{DD} - V_{SS}	/	/	3.0	/	V			
2	Supply Voltage For LCD Driver	$V_{ m DD}$ - $V_{ m o}$ $(V_{ m LCD})$	/	/	10.0	/	V			
3	Input High Voltage	V_{IH}	H level	$0.8V_{DD}$	/	V _{DD}	V			
4	Input Low Voltage	V _{IL}	L level	0	/	$0.2V_{DD}$	V			
5	Supply Current For Logic	I _{DD}	/	/	/	1	mA			
9	USED IC	NT7532H-TABF1(NOVATEK)								

*Idd Measurement condition is for all pixels on display. (Unit: mA)

3.3 Interface Pin Function

NO	SYMBOL	I/O	Description
1	NC		
2	NC		
3	NC		
4	NC		
5	FR	I/O	This is the liquid crystal alternating current signal I/O terminal M/S = "H": Output M/S = "H": Input When the NT7532 chip is used in master/slave mode, the various FR terminals must be connected.
6	CL	I/O	This is the display clock input terminal. When the NT7532 chips are used in master/slave mode, the various CL terminals must be connected.
7	/DOF	I/O	This is the liquid crystal display blanking control terminal. M/S = "H": Output M/S = "H": Input When the NT7532 chip is used in master/slave mode, the various DOF terminals must be connected.
8	NC	NC	
9	/CS1	т	This is the chip select signal. When CS1="L" and CS2="H", then the chip select becomes active, and data/command I/O is
10	CS2	•	enabled.
11	RES	Ι	When RES is set to "L", the settings are initialized. The reset operation is performed by the RES signal level
12	A0	Ι	This is connected to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0 = "H": Indicate that D0 to D7 are display data A0 = "L": Indicates that D0 to D7 are control data
13	RD/WR	I	When connected to an 8080 MPU, this is active LOW. This terminal connects to the 8080 MPU WR signal. The signals on the data bus are latched at the rising edge of the WR signal. When connected to a 6800 Series MPU, this is the read/write control signal input terminal. When W R/ = "H": Read When W R/ = "L": Write
14	E/RD	Ι	When connected to an 8080 MPU, it is active LOW. This pad is connected to the RD signal of the 8080MPU, and the NT7532 data bus is in an output status when this signal is "L". When connected to a 6800 Series MPU, this is active HIGH. This is used as an enable clock input of the 6800 series MPU
15	D0	I/O	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus.

16	D1		When the serial interface is selected (P/S="L"), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL). At this time, D0 to D5 are									
17	D2		set to high im When the chi	pedance. pelance is ina	active. D0 to D7 are set to high							
18	D3		impedance.		3							
19	D4											
20	D5											
21	D6 (SCL)											
22	D7 (SI)											
22			Select the LC	D driver du	ty							
23	DUIYU		DUTY1	DUTY1	LCD driver duty							
			0	0	1/33							
24	DI TV1	Ι	0	1	1/49							
24	DOTT		1	0	1/55							
			1	1	1/69							
25	VDD	Supply	2.4 - 3.5V pov each other.	2.4 - 3.5V power supply input. These pads must be connected each other.								
26	VDD2	Supply	This is the por LCD. These p	wer supply fo bads must be	or the step-up voltage circuit for the connected each other.							
27	VSS	Supply	Ground outpu	it for pad opti	on.							
28	VOUT	0	DC/DC voltag	je converter o	putput							
29	NC	NC										
30	CAP3+	0	Capacitor 3+	pad for interr	nal DC/DC voltage converter.							
31	CAP1-	0	Capacitor 1- p	oad for intern	al DC/DC voltage converter.							
32	CAP1+	0	Capacitor 1+	pad for interr	nal DC/DC voltage converter.							
33	CAP2+	0	Capacitor 2+	pad for interr	nal DC/DC voltage converter.							
34	CAP2-	0	Capacitor 2- p	oad for intern	al DC/DC voltage converter.							
35	VEXT	Ι	This is the ext internal voltag is used. VEX internal VREF	ternal input re ge regulator. F must be ≥ 2 , this pad mu	eference voltage (VREF) for the It is valid only when external VREF 2.4V and \leq VDD2. When using ust be NC.							

			Select the in	ternal voltage r	egulator or e	xternal voltag	e regulator.				
36	VRS	Т	VRS = 0: us	ing the external	VREF		e regeneren				
50		-	VRS = 1: us	ing the internal	VREF						
			I CD driver s	supplies voltage	s. The voltag	e determined	by I CD				
37	V1		cell is imped	lance-converted	l by a resistiv	e driver or an	<i>xy</i> <u>20</u> <i>2</i>				
			operation an	nolifier for appli	cation Voltac	ies should be					
20	172		according to	the following re	lationship:						
30	V Z		$V_0 - V_1 - V_2$	(2 - 1/3 - 1/4 - 1)	/ss						
			When the or	-chin operating	nower circui	t is on the fol	lowing				
39	V3	Supply	voltages are	supplied to V/1	to $V4$ by the	on-chin nowe	or circuit				
			Voltages ale	oction is perform	ed by the Se	t I CD Bias co	ommand				
40	V4		LCD	bias	V1	V2	V3				
	• -		1/5	bias	4/5\/0	3/5\/0	2/5\/0				
			1/6	bias	5/6\/0	4/6\/0	2/6\/0				
	T 10		1/7	bias	6/7\/0	5/7\/0	2/7\/0				
41	VO		1/8	bias	7/8\/0	6/8\/0	2/8\/0				
			1/9	bias	8/9\/0	7/9\/0	2/01/0				
			Voltago odiu	internet and An		hotwoon V/0					
42	VR	Ι	vollaye auju	stive divider	plies voltage	Detween VU a					
		ļ	This terminal calests the master/alous an arether for the								
			I NIS termina	I selects the ma	ister/slave op	the timing air	e				
42		т	that are requ	uired for the LCI	alion oulpuis	the liming sig	nais				
43	M/S	1	inputs the timing signals required for the liquid crystal display								
			synchronizir	ning signals rec	uneu ior trie	nquiù crystar	uispiay,				
			Synchronizing the liquid crystal display system.								
			internal osci	llator circuit			ay CIUCK				
				nternal oscillato	r circuit is An	ahled					
44	CLS	Ι	I $CLS = "I": Internal oscillator circuit is disabled$								
			(requires ext	ternal input)		ableu					
			When CLS:	= "I" input the c	lisplay clock	through the C	l pad				
			This is the M	PU interface s	vitch termina		<u> </u>				
45	C86	Т	C86 = "H": 6	800 Series MP	J interface						
-10	000	-	C86 = "L": 8	080 MPU interfa	ace						
			This is the p	arallel data inpu	ıt/serial data	input switch t	erminal				
			P/S = "H": P	arallel data inpu	t	•					
			P/S = "L": Se	erial data input							
			The followin	g applies deper	nding on the l	P/S status:					
			P/S	Data/Command	Data	Read/Write	Serial				
46	P/S	Ι	"H"	A0	D0 to D7	RD WR	-				
			"L"	A0	<u>SI (D7)</u>	Write only	SCL (D6)				
			When P/S =	L ^a , DU to D5 a	re HZ. DU to	D5 may be "F	1°, "L" or				
			Open. RD(E) and WR(W R	/) are lixed (L.				
			Supported	iala inpul, RAM	uispiay uala	reading is no	L				
			This is the n	ower control ter	minal for the	nower supply	(circuit				
			for liquid cry	stal drive			Circuit				
			HPM = "H"	Normal mode							
47	/нрм	т	HPM = "I"	High power mor	le						
	/111 191		This pad is e	enabled only wh	en the maste	er operation m	ode is				
			selected and	t is fixed to eit	her "H" or "I '	' when the sla	ive				
			operation m	ode is selected							
			This termina	I selects the res	sistors for the	V0 voltage le	vel				
			adjustment.				-				
48	IRS	T	IRS = "H", U	se the internal	resistors						
			IRS = "L", D	o not use the in	ternal resisto	rs					
			The V0 volta	age level is regu	lated by an e	external resisti	ve				

			voltage divider attached to the VR terminal. This pad is enabled only when the master operation mode is selected. It is fixed to either "H" or "L" when the slave operation mode is selected
49	NC	NC	

3.4 Commands

The display control instructions control the internal state of the NT7532H-TABF1(NOVATEK). Instruction is received from MPU to NT7532H-TABF1(NOVATEK) for the splay control. The following table shows various instructions.

*: Don't care

Command	40	RD	WR					Code	:				Function
Commanu	110	ND I		D7	D6	D5	D4	D3	D2	D1	D 0	Hex	i anotori
Display OFF	0	1	0	1	0	1	0	1	1	1	0 1	AEh AFh	Turn on LCD panel when goes high, and turn off when goes low
Set Display Start Line	0	1	0	0	1		Disp	lay Sta	art Ad	dress		40h TO 7Fh	Specifies RAM display line for COM0
Set Page Address	0	1	0	1	1 0 1 1 Page Address			S	B0h to BFh	Set the display data RAM page in Page Address register			
	0	1	0	0	0	0	1	Н	ligher	Colum	n	00h	Set 4 higher bits and
Set Column Address	0	1	0	0	0	0	0	Address Lower Column Address			n	TO 1Fh	of column address of display data RAM in register
Read Status	0	0	1	Status 0 0 0 0					XX	Reads the status information			
Write Display Data	1	1	0		Write Data							XX	Write data in display data RAM
Read Display Data	1	0	1				Read	l Data				XX	Read data from display data RAM
ADC Select	0	1	0	1	0	1	0	0	0	0	0 1	A0h A1h	Set the display data RAM address SEG output correspondence
Normal/Rever se Display	0	1	0	1	0	1	0	0	1	1	0 1	A6h A7h	Normal indication when low, but full indication when high
Entire Display ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	A4h A5h	Selects normal display (0) or entire display on
Set LCD Bias	0	1	0	1	0	1	0	0	0	1	01	A2h A3h	Sets LCD driving voltage bias ratio
Read-Modify- Write	0	1	0	1	1	1	0	0	0	0	0	E0h	Increments column address counter during each write
End	0	1	0	1	1	1	0	1	1	1	0	EEh	Releases the Read-Modify-Write

Reset	0	1	0	1	1	1	0	0	0	1	0	E2h	Resets internal functions
Common Output Mode Select	0	1	0	1	1	0	0	0 1	*	*	*	C0h to CFh	Selects COM output scan direction *: invalid data
Set Power Control	0	1	0	0	0	1	0	1	C	Operation Status		28h to 2Fh	Selects the power circuit operation mode
V0 Voltage Regulator Internal Resistor ratio Set	0	1	0	0	0	1	0	0	Resistor Ratio		20h to 27h	Selects internal resistor ratio Rb/Ra mode	
Electronic	0	1	0	1	0	0	0	0	0	0	1	81h	
Volume mode Set Electronic Volume Register Set	0	1	0	*	*	Electronic Control Value					XX	Sets the V0 output voltage electronic volume register	
Set Static indicator ON/OFF	0	1	0	0	0	1	0	1	0	1	0 1	ACh ADh	Sets static indicator ON/OFF 0: OFF, 1: ON
Set Static Indicator Register	0	1	0	*	*	*	*	*	*	Mo	ode	XX	Sets the flash mode
Power Save	0	1	0	-	-	-	-	-	-	-	-	-	Compound command of Display OFF and Entire Display ON
NOP	0	1	0	1	1	1	0	0	0	1	1	E3h	Command for non-operation
Test Command	0	1	0	1	1	1	1	*	*	*	*	F1h to FFh	IC test command. Do not use!
Test Mode Reset	0	1	0	1	1	1	1	0	0	0	0	F0h	Command of test mode reset

3.5 Timing Characteristics



1. System Buses Read/Write Characteristics (for 8080 Series MPU)

Symbol	Parameter	Min	TYP	MAX	UNIT	Condition
T _{AH8}	Address hold time	0	-	-	ns	40
T _{AS8}	Address setup time	0	-	-	ns	AU
T _{CYC8}	System cycle time	300	-	-	ns	SCL
T _{EWHW}	Control low pulse width (write)	90	-	-	ns	WR
T _{EWHR}	Control low pulse width (read)	120	-	-	ns	RD
T _{EWLW}	Control high pulse width (write)	120	-	-	ns	WR
T _{EWLR}	Control high pulse width (read)	60	-	-	ns	RD
T _{DS8}	Data setup time	40	-	-	ns	D0 D7
T _{DH8}	Data hold time	15	_	_	ns	D0~D7
T _{ACC8}	/RD access time	-	_	140	ns	D0~D7,
T _{OH8}	Output disable time	10	-	400	ns	CL = 100 pF

*1. The input signal rise time and fall time (t_r, t_f) is specified at 15ns or less.

 $(t_r + t_f) < (t_{CYC8} - t_{CCLW} - t_{CCHW}) \text{ for write, } (tr + t_f) < (t_{CYC8} - t_{CCLR} - t_{CCHR}) \text{ for read.}$

*2. All timing is specified using 20% and 80% of VDD as the reference.

*3. t_{CCLW} and t_{CCLR} are specified as the overlap interval when CS1 is low (CS2 is high) and WR or RD is low.



Symbol	Parameter	Min	TYP	MAX	UNIT	Condition	
T _{AH6}	Address hold time	0	-	-	ns	40	
T _{AS6}	Address setup time	0	-	-	ns	AU	
T _{CYC6}	System cycle time	300	-	-	ns	SCL	
T _{EWHW}	Control low pulse width (write)	90	-	-	ns	WR	
T _{EWHR}	Control low pulse width (read)	120	-	-	ns	RD	
T _{EWLW}	Control high pulse width (write)	120	-	-	ns	WR	
T _{EWLR}	Control high pulse width (read)	60	-	-	ns	RD	
T _{DS6}	Data setup time	40	-	-	ns	D0 D7	
T _{DH6}	Data hold time	15	-	-	ns	D0~D7	
T _{ACC6}	/RD access time	-	_	140	ns	D0~D7,	
T _{OH6}	Output disable time	10	-	400	ns	CL = 100 pF	

3. Serial Interface Timing



Symbol	Parameter	Min	TYP	MAX	UNIT	Condition
T _{SCYC}	Serial clock cycle	250	-	-	ns	SCL
T _{SHW}	Serial clock H pulse width	100	-	-	ns	SCL
T _{SLW}	Serial clock L pulse width	100	-	-	ns	SCL
T _{SAS}	Address setup time	150	-	-	ns	D/I
T _{SAH}	Address hold time	150	-	-	ns	D/I
T _{SDS}	Data setup time	100	-	-	ns	SDI
T _{SDH}	Data hold time	100	-	-	ns	SDI
T _{CSS}	Chip select setup time	150	_	-	ns	CS1, CS2
T _{CSH}	Chip select hold time	150	-	-	ns	CS1, CS2

*1. The input signal rise time and fall time (tr, tr) is specified at 15ns or less.

*2. All timing is specified using 20% and 80% of VDD as the standard.

Electro-optical Units

4.1 Electro-optical Characteristics

No	Item		Symbol	Condition	Min	Тур	Max	Unit	Drive
1	Contrast Ratio		C _R	$T_a = 23 \pm 3$	-	5.5	-	-	
2	Response time	Rise	T _r	1 = 2 =	-	260	-	ms	
		Down	$T_{\rm f}$	₃ = ₄ =0	-	200	-	ms	
3	Viewing Angle Range	6H	1	T _a =23±3 C _r =2	-	60	-	• Deg	V _{op} =10V 1/64 Duty 1/9 Bias f=100H _Z
		=270							
		12H =90	2		-	25	-		
		3H =0	3		-	50	-		
		9H =180	4		-	50	-		
4	LCD Driving Voltage		V _{OP}	T _a =23±3	-	10	-	V	

