

## Blackfin Embedded Processor

### ADSP-BF538/ADSP-BF538F

#### **FEATURES**

Up to 533 MHz high performance Blackfin processor
Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,
40-bit shifter

RISC-like register and instruction model for ease of programming and compiler friendly support
Advanced debug, trace, and performance monitoring
Wide range of operating voltages (see Operating Conditions on Page 23)

Programmable on-chip voltage regulator 316-ball Pb-free CSP\_BGA package

#### **MEMORY**

Up to 148K bytes of on-chip memory (see Table 1 on Page 3)
Optional 8M bit parallel flash with boot option
Memory management unit providing memory protection
External memory controller with glueless support
for SDRAM, SRAM, flash, and ROM

Flexible memory booting options from SPI and external memory

#### **PERIPHERALS**

Parallel peripheral interface (PPI) supporting ITU-R 656 video data formats

- 4 dual-channel, full-duplex synchronous serial ports, supporting 16 stereo I<sup>2</sup>S channels
- 2 DMA controllers supporting 26 peripheral DMAs
- 4 memory-to-memory DMAs

Controller area network (CAN) 2.0B controller

3 SPI-compatible ports

Three 32-bit timer/counters with PWM support

- 3 UARTs with support for IrDA
- 2 TWI controllers compatible with I<sup>2</sup>C industry standard Up to 54 general-purpose I/O pins (GPIO)

Real-time clock, watchdog timer, and 32-bit core timer On-chip PLL capable of frequency multiplication Debug/JTAG interface




Figure 1. Functional Block Diagram

Blackfin and the Blackfin logo are registered trademarks of Analog Devices, Inc.

Rev. E Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### **TABLE OF CONTENTS**

Features	. 1
Memory	. 1
Peripherals	. 1
General Description	. 3
Low Power Architecture	. 3
System Integration	. 3
ADSP-BF538/ADSP-BF538F Processor Peripherals	. 3
Blackfin Processor Core	. 4
Memory Architecture	. 5
DMA Controllers	. 8
Real-Time Clock	. 9
Watchdog Timer	. 9
Timers	. 9
Serial Ports (SPORTs)	10
Serial Peripheral Interface (SPI) Ports	10
2-Wire Interface	10
UART Ports	11
General-Purpose Ports	11
Parallel Peripheral Interface	11
Controller Area Network (CAN) Interface	12
Dynamic Power Management	13
Voltage Regulation	14
REVISION HISTORY	
11/13—Rev. D to Rev. E	
Updated Development Tools	16
Added footnote 3 to Operating Conditions	23
Updated Table 33 in Serial Port Timing	38
Added Timer Clock Timing	44
Added missing timing specifications to Table 39 in Timer Cycle Timing	45

Clock Signals
Booting Modes
Instruction Set Description
Development Tools
Additional Information
Related Signal Chains
Pin Descriptions
Specifications
Operating Conditions
Electrical Characteristics
Absolute Maximum Ratings
ESD Sensitivity
Package Information
Timing Specifications
Output Drive Currents4
Test Conditions
Thermal Characteristics
316-Ball CSP_BGA Ball Assignment 5-
Outline Dimensions
Surface-Mount Design
Ordering Guide5

### **GENERAL DESCRIPTION**

The ADSP-BF538/ADSP-BF538F processors are members of the Blackfin<sup>®</sup> family of products, incorporating the Analog Devices, Inc./Intel Micro Signal Architecture (MSA). Blackfin processors combine a dual-MAC state-of-the-art signal processing engine, the advantages of a clean, orthogonal RISC-like microprocessor instruction set, and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction set architecture.

The ADSP-BF538/ADSP-BF538F processors are completely code compatible with other Blackfin processors, differing only with respect to performance, peripherals, and on-chip memory. Specific performance, peripherals, and memory configurations are shown in Table 1.

**Table 1. Processor Features** 

Feature	ADSP-BF538	ADSP-BF538F8
SPORTs	4	4
UARTs	3	3
SPI	3	3
TWI	2	2
CAN	1	1
PPI	1	1
Internal 8M bit Parallel Flash	_	1
Instruction SRAM/Cache	16K bytes	16K bytes
Instruction SRAM	64K bytes	64K bytes
Data SRAM/Cache	32K bytes	32K bytes
Data SRAM	32K bytes	32K bytes
Scratchpad	4K bytes	4K bytes
Maximum Frequency	533 MHz 1066 MMACS	533 MHz 1066 MMACS
Package Option	BC-316	BC-316

By integrating a rich set of industry-leading system peripherals and memory, Blackfin processors are the platform of choice for next generation applications that require RISC-like programmability, multimedia support, and leading edge signal processing in one integrated package.

### **LOW POWER ARCHITECTURE**

Blackfin processors provide world class power management and performance. They are designed using a low power and low voltage methodology and feature dynamic power management, which is the ability to vary both the voltage and frequency of operation to significantly lower overall power consumption. Varying the voltage and frequency can result in a substantial reduction in power consumption, compared with just varying the frequency of operation. This translates into longer battery life and lower heat dissipation.

#### **SYSTEM INTEGRATION**

The ADSP-BF538/ADSP-BF538F processors are highly integrated system-on-a-chip solutions for the next generation of consumer and industrial applications including audio and video signal processing. By combining advanced memory configurations, such as on-chip flash memory, industry-standard interfaces, and a high performance signal processing core, cost-effective solutions can be quickly developed, without the need for costly external components. The system peripherals include three UART ports, three SPI ports, four serial ports (SPORTs), one CAN interface, two 2-wire interfaces (TWI), four general-purpose timers (three with PWM capability), a real-time clock, a watchdog timer, a parallel peripheral interface (PPI), and general-purpose I/O pins.

## ADSP-BF538/ADSP-BF538F PROCESSOR PERIPHERALS

The ADSP-BF538/ADSP-BF538F processors contain a rich set of peripherals connected to the core via several high bandwidth buses, providing flexibility in system configuration as well as excellent overall system performance (see the block diagram 1). The general-purpose peripherals include functions such as UART, timers with PWM (pulse-width modulation) and pulse measurement capability, general-purpose I/O pins, a real-time clock, and a watchdog timer. This set of functions satisfies a wide variety of typical system support needs and is augmented by the system expansion capabilities of the device. In addition to these general-purpose peripherals, the processors contain high speed serial and parallel ports for interfacing to a variety of audio, video, and modem codec functions. A CAN 2.0B controller is provided for automotive and industrial control networks. An interrupt controller manages interrupts from the on-chip peripherals or from external sources. Power management control functions tailor the performance and power characteristics of the processors and system to many application scenarios.

All of the peripherals, except for general-purpose I/O, CAN, TWI, real-time clock, and timers, are supported by a flexible DMA structure. There are also four separate memory DMA channels dedicated to data transfers between the processor's various memory spaces, including external SDRAM and asynchronous memory. Multiple on-chip buses running at up to 133 MHz provide enough bandwidth to keep the processor core running with activity on all of the on-chip and external peripherals.

The ADSP-BF538/ADSP-BF538F processors include an on-chip voltage regulator in support of the processor's dynamic power management capability. The voltage regulator provides a range of core voltage levels from  $V_{\rm DDEXT}.$  The voltage regulator can be bypassed as needed.

#### **BLACKFIN PROCESSOR CORE**

As shown in Figure 2 on Page 4, the Blackfin processor core contains two 16-bit multipliers, two 40-bit accumulators, two 40-bit ALUs, four video ALUs, and a 40-bit shifter. The computation units process 8-bit, 16-bit, or 32-bit data from the register file.

The compute register file contains eight 32-bit registers. When performing compute operations on 16-bit operand data, the register file operates as 16 independent 16-bit registers. All operands for compute operations come from the multiported register file and instruction constant fields.

Each MAC can perform a 16-bit by 16-bit multiply in each cycle, accumulating the results into the 40-bit accumulators. Signed and unsigned formats, rounding, and saturation are supported.

The ALUs perform a traditional set of arithmetic and logical operations on 16-bit or 32-bit data. In addition, many special instructions are included to accelerate various signal processing tasks. These include bit operations such as field extract and population count, modulo  $2^{32}$  multiply, divide primitives, saturation and rounding, and sign/exponent detection. The set of video

instructions includes byte alignment and packing operations, 16-bit and 8-bit adds with clipping, 8-bit average operations, and 8-bit subtract/absolute value/accumulate (SAA) operations. The compare/select and vector search instructions are also provided.

For certain instructions, two 16-bit ALU operations can be performed simultaneously on register pairs (a 16-bit high half and 16-bit low half of a compute register). Quad 16-bit operations are possible using the second ALU.

The 40-bit shifter can perform shifts and rotates and is used to support normalization, field extract, and field deposit instructions.

The program sequencer controls the flow of instruction execution, including instruction alignment and decoding. For program flow control, the sequencer supports PC relative and indirect conditional jumps (with static branch prediction), and subroutine calls. Hardware is provided to support zero overhead looping. The architecture is fully interlocked, meaning that the programmer need not manage the pipeline when executing instructions with data dependencies.




Figure 2. Blackfin Processor Core

The address arithmetic unit provides two addresses for simultaneous dual fetches from memory. It contains a multiported register file consisting of four sets of 32-bit index, modify, length, and base registers (for circular buffering), and eight additional 32-bit pointer registers (for C style indexed stack manipulation).

Blackfin processors support a modified Harvard architecture in combination with a hierarchical memory structure. Level 1 (L1) memories are those that typically operate at the full processor speed with little or no latency. At the L1 level, the instruction memory holds instructions only. The two data memories hold data, and a dedicated scratchpad data memory stores stack and local variable information.

In addition, multiple L1 memory blocks are provided, offering a configurable mix of SRAM and cache. The memory management Unit (MMU) provides memory protection for individual tasks that may be operating on the core and can protect system registers from unintended access.

The architecture provides three modes of operation: user mode, supervisor mode, and emulation mode. User mode has restricted access to certain system resources, thus providing a protected software environment, while supervisor mode has unrestricted access to the system and core resources.

The Blackfin processor instruction set has been optimized so that 16-bit opcodes represent the most frequently used instructions, resulting in excellent compiled code density. Complex DSP instructions are encoded into 32-bit opcodes, representing fully featured multifunction instructions. Blackfin processors support a limited multi-issue capability, where a 32-bit instruction can be issued in parallel with two 16-bit instructions, allowing the programmer to use many of the core resources in a single instruction cycle.

The Blackfin processor assembly language uses an algebraic syntax for ease of coding and readability. The architecture has been optimized for use in conjunction with the C/C++ compiler, resulting in fast and efficient software implementations.

#### **MEMORY ARCHITECTURE**

The ADSP-BF538/ADSP-BF538F processors view memory as a single unified 4G byte address space, using 32-bit addresses. All resources, including internal memory, external memory, and I/O control registers, occupy separate sections of this common address space. The memory portions of this address space are arranged in a hierarchical structure to provide a good cost/performance balance of some very fast, low latency on-chip memory as cache or SRAM, and larger, lower cost and performance off-chip memory systems. See Figure 3.

The L1 memory system is the primary highest performance memory available to the Blackfin processor. The off-chip memory system, accessed through the External Bus Interface Unit (EBIU), provides expansion with SDRAM, flash memory, and SRAM, optionally accessing up to 132M bytes of physical memory.




Figure 3. ADSP-BF538/ADSP-BF538F Internal/External Memory Map

The memory DMA controllers provide high bandwidth data movement capability. They can perform block transfers of code or data between the internal memory and the external memory spaces.

#### Internal (On-Chip) Memory

The ADSP-BF538/ADSP-BF538F processors have three blocks of on-chip memory, providing high bandwidth access to the core.

The first is the L1 instruction memory, consisting of 80K bytes SRAM, of which 16K bytes can be configured as a four way set-associative cache. This memory is accessed at full processor speed.

The second on-chip memory block is the L1 data memory, consisting of two banks of up to 32K bytes each. Each memory bank is configurable, offering both two-way set-associative cache and SRAM functionality. This memory block is accessed at full processor speed.

The third memory block is a 4K byte scratchpad SRAM, which runs at the same speed as the L1 memories, but is only accessible as data SRAM and cannot be configured as cache memory.

#### External (Off-Chip) Memory

External memory is accessed via the external bus interface unit (EBIU). This 16-bit interface provides a glueless connection to a bank of synchronous DRAM (SDRAM) as well as up to four banks of asynchronous memory devices including flash, EPROM, ROM, SRAM, and memory mapped I/O devices.

The PC133-compliant SDRAM controller can be programmed to interface to up to 128M bytes of SDRAM. The SDRAM controller allows one row to be open for each internal SDRAM bank, for up to four internal SDRAM banks, improving overall system performance.

The asynchronous memory controller can be programmed to control up to four banks of devices with very flexible timing parameters for a wide variety of devices. Each bank occupies a 1M byte segment regardless of the size of the devices used, so that these banks will only be contiguous if each is fully populated with 1M byte of memory.

### Flash Memory (ADSP-BF538F8 Only)

The ADSP-BF538F8 processor contains a separate flash die, connected to the EBIU bus, within the package of the processor. Figure 4 shows how the flash memory die and Blackfin processor die are connected.

The ADSP-BF538F8 contains an 8M bit (512K × 16-bit) bottom boot sector Spansion S29AL008J known good die flash memory. For additional information, visit www.spansion.com. Features include the following:

- Access times as fast as 70 ns (EBIU registers must be set appropriately)
- · Sector protection
- · One million write cycles per sector
- 20 year data retention




Figure 4. Internal Connection of Flash Memory (ADSP-BF538F8)

The Blackfin processor connects to the flash memory die with address, data, chip enable, write enable, and output enable controls as if it were an external memory device. Note that the write-protect input pin to the flash is not connected and inaccessible, disabling this feature.

The flash chip enable pin  $\overline{FCE}$  must be connected to  $\overline{AMS0}$  or  $\overline{AMS3-1}$  through a printed circuit board trace. When connected to  $\overline{AMS0}$ , the Blackfin processor can boot from the flash die. When connected to  $\overline{AMS3-1}$ , the flash memory appears as nonvolatile memory in the processor memory map, shown in Figure 3.

#### Flash Memory Programming

The ADSP-BF538F8 flash memory can be programmed before or after mounting on the printed circuit board.

To program the flash prior to mounting on the printed circuit board, use a hardware programming tool that can provide the data, address, and control stimuli to the flash die through the external pins on the package. During this programming,  $V_{\text{DDEXT}}$  and GND must be provided to the package and the Blackfin must be held in reset with bus request  $(\overline{BR})$  asserted and a CLKIN provided.

The VisualDSP++ tools can be used to program the flash memory after the device is mounted on a printed circuit board.

#### **Flash Memory Sector Protection**

To use the sector protection feature, a high voltage (+12 V nominal) must be applied to the flash  $\overline{\text{FRESET}}$  pin. Refer to the flash data sheet for details.

#### I/O Memory Space

Blackfin processors do not define a separate I/O space. All resources are mapped through the flat 32-bit address space. Onchip I/O devices have their control registers mapped into memory mapped registers (MMRs) at addresses near the top of the 4G byte address space. These are separated into two smaller blocks, one which contains the control MMRs for all core functions, and the other which contains the registers needed for setup and control of the on-chip peripherals outside of the core. The MMRs are accessible only in supervisor mode and appear as reserved space to on-chip peripherals.

#### Booting

The ADSP-BF538/ADSP-BF538F processors contain a small boot kernel, which configures the appropriate peripheral for booting. If the processor is configured to boot from boot ROM memory space, the processor starts executing from the on-chip boot ROM. For more information, see Booting Modes on Page 16.

#### **Event Handling**

The event controller on the ADSP-BF538/ADSP-BF538F processors handle all asynchronous and synchronous events to the processors. The processor provides event handling that supports both nesting and prioritization. Nesting allows multiple event service routines to be active simultaneously. Prioritization

ensures that servicing of a higher priority event takes precedence over servicing of a lower priority event. The controller provides support for five different types of events:

- Emulation An emulation event causes the processor to enter emulation mode, allowing command and control of the processor via the JTAG interface.
- Reset This event resets the processor.
- Nonmaskable interrupt (NMI) The NMI event can be generated by the software watchdog timer or by the NMI input signal to the processor. The NMI event is frequently used as a power-down indicator to initiate an orderly shutdown of the system.
- Exceptions Events that occur synchronously to program flow (the exception is taken before the instruction is allowed to complete). Conditions such as data alignment violations and undefined instructions cause exceptions.
- Interrupts Events that occur asynchronously to program flow. They are caused by input pins, timers, and other peripherals, as well as by an explicit software instruction.

Each event type has an associated register to hold the return address and an associated return-from-event instruction. When an event is triggered, the state of the processors is saved on the supervisor stack.

The ADSP-BF538/ADSP-BF538F processors' event controllers consist of two stages, the core event controller (CEC) and the system interrupt controller (SIC). The core event controller works with the system interrupt controller to prioritize and control all system events. Conceptually, interrupts from the peripherals enter into the SIC and are then routed directly into the general-purpose interrupts of the CEC.

#### Core Event Controller (CEC)

The CEC supports nine general-purpose interrupts (IVG15-7), in addition to the dedicated interrupt and exception events. Of these general-purpose interrupts, the two lowest priority interrupts (IVG15-14) are recommended to be reserved for software interrupt handlers, leaving seven prioritized interrupt inputs to support the peripherals of the processor.

Table 2 describes the inputs to the CEC, identifies their names in the event vector table (EVT), and lists their priorities.

#### System Interrupt Controller (SIC)

The system interrupt controllers (SIC) provides the mapping and routing of events from the many peripheral interrupt sources to the prioritized general-purpose interrupt inputs of the CEC. Although the ADSP-BF538/ADSP-BF538F processors provide a default mapping, programs can alter the mappings and priorities of interrupt events by writing the appropriate values into the interrupt assignment registers (SIC\_IARx).

Table 3 describes the inputs into the SIC and the default mappings into the CEC.

Table 2. Core Event Controller (CEC)

Priority		
(0 is Highest)	Event Class	EVT Entry
0	Emulation/Test Control	EMU
1	Reset	RST
2	Nonmaskable Interrupt	NMI
3	Exception	EVX
4	Reserved	_
5	Hardware Error	IVHW
6	Core Timer	IVTMR
7	General Interrupt 7	IVG7
8	General Interrupt 8	IVG8
9	General Interrupt 9	IVG9
10	General Interrupt 10	IVG10
11	General Interrupt 11	IVG11
12	General Interrupt 12	IVG12
13	General Interrupt 13	IVG13
14	General Interrupt 14	IVG14
15	General Interrupt 15	IVG15

Table 3. System and Core Event Mapping

Event Source	Core Event Name
-	IVG7
PLL Wake-Up Interrupt	1
DMA Controller 0 Error	IVG7
DMA Controller 1 Error	IVG7
PPI Error Interrupt	IVG7
SPORT0 Error Interrupt	IVG7
SPORT1 Error Interrupt	IVG7
SPORT2 Error Interrupt	IVG7
SPORT3 Error Interrupt	IVG7
SPI0 Error Interrupt	IVG7
SPI1 Error Interrupt	IVG7
SPI2 Error Interrupt	IVG7
UARTO Error Interrupt	IVG7
UART1 Error Interrupt	IVG7
UART2 Error Interrupt	IVG7
CAN Error Interrupt	IVG7
Real-Time Clock Interrupts	IVG8
DMA0 Interrupt (PPI)	IVG8
DMA1 Interrupt (SPORT0 Rx)	IVG9
DMA2 Interrupt (SPORT0 Tx)	IVG9
DMA3 Interrupt (SPORT1 Rx)	IVG9
DMA4 Interrupt (SPORT1 Tx)	IVG9
DMA8 Interrupt (SPORT2 Rx)	IVG9
DMA9 Interrupt (SPORT2 Tx)	IVG9

Table 3. System and Core Event Mapping (Continued)

Event Source	Core Event Name
DMA10 Interrupt (SPORT3 Rx)	IVG9
DMA11 Interrupt (SPORT3 Tx)	IVG9
DMA5 Interrupt (SPI0)	IVG10
DMA14 Interrupt (SPI1)	IVG10
DMA15 Interrupt (SPI2)	IVG10
DMA6 Interrupt (UARTO Rx)	IVG10
DMA7 Interrupt (UART0 Tx)	IVG10
DMA16 Interrupt (UART1 Rx)	IVG10
DMA17 Interrupt (UART1 Tx)	IVG10
DMA18 Interrupt (UART2 Rx)	IVG10
DMA19 Interrupt (UART2 Tx)	IVG10
Timer0, Timer1, Timer2 Interrupts	IVG11
TWI0 Interrupt	IVG11
TWI1 Interrupt	IVG11
CAN Receive Interrupt	IVG11
CAN Transmit Interrupt	IVG11
Port F GPIO Interrupts A and B	IVG12
MDMA0 Stream 0 Interrupt	IVG13
MDMA0 Stream 1 Interrupt	IVG13
MDMA1 Stream 0 Interrupt	IVG13
MDMA1 Stream 1 Interrupt	IVG13
Software Watchdog Timer	IVG13

#### **Event Control**

The ADSP-BF538/ADSP-BF538F processors provide the user with a very flexible mechanism to control the processing of events. In the CEC, three registers are used to coordinate and control events. Each register is 32 bits wide:

- CEC interrupt latch register (ILAT) The ILAT register
  indicates when events have been latched. The appropriate
  bit is set when the processor has latched the event and
  cleared when the event has been accepted into the system.
  This register is updated automatically by the controller, but
  it may also be written to clear (cancel) latched events. This
  register may be read while in supervisor mode and may
  only be written while in supervisor mode when the corresponding IMASK bit is cleared.
- CEC interrupt mask register (IMASK) The IMASK register controls the masking and unmasking of individual events. When a bit is set in the IMASK register, that event is unmasked and will be processed by the CEC when asserted. A cleared bit in the IMASK register masks the event, preventing the processor from servicing the event even though the event may be latched in the ILAT register. This register

- may be read or written while in supervisor mode. Generalpurpose interrupts can be globally enabled and disabled with the STI and CLI instructions, respectively.
- CEC interrupt pending register (IPEND) The IPEND register keeps track of all nested events. A set bit in the IPEND register indicates the event is currently active or nested at some level. This register is updated automatically by the controller but may be read while in supervisor mode.

The SIC allows further control of event processing by providing three 32-bit interrupt control and status registers. Each register contains a bit corresponding to each of the peripheral interrupt events shown in Table 3 on Page 7.

- SIC interrupt mask registers (SIC\_IMASKx) These registers control the masking and unmasking of each peripheral interrupt event. When a bit is set in these registers, that peripheral event is unmasked and will be processed by the system when asserted. A cleared bit in these registers masks the peripheral event, preventing the processor from servicing the event.
- SIC interrupt status registers (SIC\_ISRx) As multiple
  peripherals can be mapped to a single event, these registers
  allow the software to determine which peripheral event
  source triggered the interrupt. A set bit indicates the
  peripheral is asserting the interrupt, and a cleared bit indicates the peripheral is not asserting the event.
- SIC interrupt wake-up enable registers (SIC\_IWRx) By enabling the corresponding bit in these registers, a peripheral can be configured to wake up the processor, should the core be idled or in sleep mode when the event is generated. (For more information, see Dynamic Power Management on Page 13.)

Because multiple interrupt sources can map to a single generalpurpose interrupt, multiple pulse assertions can occur simultaneously, before or during interrupt processing for an interrupt event already detected on this interrupt input. The IPEND register contents are monitored by the SICs as the interrupt acknowledgement.

The appropriate ILAT register bit is set when an interrupt rising edge is detected (detection requires two core clock cycles). The bit is cleared when the respective IPEND register bit is set. The IPEND bit indicates that the event has entered into the processor pipeline. At this point the CEC will recognize and queue the next rising edge event on the corresponding event input. The minimum latency from the rising edge transition of the general-purpose interrupt to the IPEND output asserted is three core clock cycles; however, the latency can be much higher, depending on the activity within and the state of the processor.

#### **DMA CONTROLLERS**

The ADSP-BF538/ADSP-BF538F processors have two, independent DMA controllers that support automated data transfers with minimal overhead for the processor core. DMA transfers can occur between the processor internal memories and any of its DMA capable peripherals. Additionally, DMA transfers can be accomplished between any of the DMA capable peripherals and external devices connected to the external memory inter-

faces, including the SDRAM controller and the asynchronous memory controller. DMA capable peripherals include the SPORTs, SPI ports, UARTs, and PPI. Each individual DMA capable peripheral has at least one dedicated DMA channel.

The DMA controllers support both 1-dimensional (1-D) and 2-dimensional (2-D) DMA transfers. DMA transfer initialization can be implemented from registers or from sets of parameters called descriptor blocks.

The 2-D DMA capability supports arbitrary row and column sizes up to 64K elements by 64K elements, and arbitrary row and column step sizes up to  $\pm 32$ K elements. Furthermore, the column step size can be less than the row step size, allowing implementation of interleaved data streams. This feature is especially useful in video applications where data can be deinterleaved on the fly.

Examples of DMA types supported by the processor DMA controller include:

- A single, linear buffer that stops upon completion
- A circular, auto-refreshing buffer that interrupts on each full or fractionally full buffer
- 1-D or 2-D DMA using a linked list of descriptors
- 2-D DMA using an array of descriptors, specifying only the base DMA address within a common page

In addition to the dedicated peripheral DMA channels, there are four memory DMA channels provided for transfers between the various memories of the ADSP-BF538/ADSP-BF538F processor's systems. This enables transfers of blocks of data between any of the memories—including external SDRAM, ROM, SRAM, and flash memory—with minimal processor intervention. Memory DMA transfers can be controlled by a very flexible descriptor based methodology or by a standard register based autobuffer mechanism.

#### **REAL-TIME CLOCK**


The ADSP-BF538/ADSP-BF538F processors' real-time clock (RTC) provides a robust set of digital watch features, including current time, stopwatch, and alarm. The RTC is clocked by a 32.768 kHz crystal external to the processor. The RTC peripheral has dedicated power supply pins so that it can remain powered up and clocked even when the rest of the processors are in a low power state. The RTC provides several programmable interrupt options, including interrupt per second, minute, hour, or day clock ticks, interrupt on programmable stopwatch countdown, or interrupt at a programmed alarm time.

The 32.768 kHz input clock frequency is divided down to a 1 Hz signal by a prescaler. The counter function of the timer consists of four counters: a 60 second counter, a 60 minute counter, a 24 hour counter, and a 32,768 day counter.

When enabled, the alarm function generates an interrupt when the output of the timer matches the programmed value in the alarm control register. There are two alarms: The first alarm is for a time of day. The second alarm is for a day and time of that day. The stopwatch function counts down from a programmed value, with one second resolution. When the stopwatch is enabled and the counter underflows, an interrupt is generated.

Like the other peripherals, the RTC can wake up the processors from sleep mode upon generation of any RTC wake-up event. Additionally, an RTC wake-up event can wake up the processor from deep sleep mode and wake up the on-chip internal voltage regulator from the powered down hibernate state.

Connect RTC pins RTXI and RTXO with external components as shown in Figure 5.



SUGGESTED COMPONENTS: ECLIPTEK EC38J (THROUGH-HOLE PACKAGE) EPSON MC405 12 pF LOAD (SURFACE-MOUNT PACKAGE) C1 = 22pF C2 = 22pF R1 =  $10M\Omega$ 

NOTE: C1 AND C2 ARE SPECIFIC TO CRYSTAL SPECIFIED FOR X1. CONTACT CRYSTAL MANUFACTURER FOR DETAILS. C1 AND C2 SPECIFICATIONS ASSUME BOARD TRACE CAPACITANCE OF 3pf.

Figure 5. External Components for RTC

#### **WATCHDOG TIMER**

The ADSP-BF538/ADSP-BF538F processors include a 32-bit timer that can be used to implement a software watchdog function. A software watchdog can improve system availability by forcing the processor to a known state through generation of a hardware reset, nonmaskable interrupt (NMI), or general-purpose interrupt, if the timer expires before being reset by software. The programmer initializes the count value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts to zero from the programmed value. This protects the system from remaining in an unknown state where software, which would normally reset the timer, has stopped running due to an external noise condition or software error.

If configured to generate a hardware reset, the watchdog timer resets both the core and the processor peripherals. After a reset, software can determine if the watchdog was the source of the hardware reset by interrogating a status bit in the watchdog timer control register.

The timer is clocked by the system clock (SCLK) at a maximum frequency of  $f_{\text{SCLK}}$ .

#### **TIMERS**

There are four general-purpose programmable timer units in the ADSP-BF538/ADSP-BF538F processors. Three timers have an external pin that can be configured either as a pulse-width modulator (PWM) or timer output, as an input to clock the

timer, or as a mechanism for measuring pulse widths and periods of external events. These timers can be synchronized to an external clock input to the PF1 pin (TACLK), an external clock input to the PPI\_CLK pin (TMRCLK), or to the internal SCLK.

The timer units can be used in conjunction with UART0 to measure the width of the pulses in the data stream to provide an auto-baud detect function for a serial channel.

The timers can generate interrupts to the processor core providing periodic events for synchronization, either to the system clock or to a count of external signals.

In addition to the three general-purpose programmable timers, a fourth timer is also provided. This extra timer is clocked by the internal processor clock and is typically used as a system tick clock for generation of operating system periodic interrupts.

#### **SERIAL PORTS (SPORTs)**

The ADSP-BF538/ADSP-BF538F processors incorporate four dual-channel synchronous serial ports for serial and multiprocessor communications. The SPORTs support the following features:

- I<sup>2</sup>S capable operation.
- Bidirectional operation Each SPORT has two sets of independent transmit and receive pins, enabling 16 channels of I<sup>2</sup>S stereo audio.
- Buffered (8-deep) transmit and receive ports Each port
  has a data register for transferring data words to and from
  other processor components and shift registers for shifting
  data in and out of the data registers.
- Clocking Each transmit and receive port can either use an external serial clock or generate its own, in frequencies ranging from (f<sub>SCLK</sub>/131,070) Hz to (f<sub>SCLK</sub>/2) Hz.
- Word length Each SPORT supports serial data words from 3 bits to 32 bits in length, transferred most significant bit first or least significant bit first.
- Framing Each transmit and receive port can run with or without frame sync signals for each data word. Frame sync signals can be generated internally or externally, active high or low, and with either of two pulse widths and early or late frame sync.
- Companding in hardware Each SPORT can perform A-law or  $\mu$ -law companding according to ITU recommendation G.711. Companding can be selected on the transmit and/or receive channel of the SPORT without additional latencies.
- DMA operations with single-cycle overhead Each SPORT can automatically receive and transmit multiple buffers of memory data. The processor can link or chain sequences of DMA transfers between a SPORT and memory.

- Interrupts Each transmit and receive port generates an interrupt upon completing the transfer of a data word or after transferring an entire data buffer or buffers through DMA.
- Multichannel capability Each SPORT supports 128 channels out of a 1024 channel window and is compatible with the H.100, H.110, MVIP-90, and HMVIP standards.

#### **SERIAL PERIPHERAL INTERFACE (SPI) PORTS**

The ADSP-BF538/ADSP-BF538F processors incorporate three SPI-compatible ports that enable the processor to communicate with multiple SPI compatible devices.

The SPI interface uses three pins for transferring data: two data pins (master output-slave input, MOSIx, and master input-slave output, MISOx) and a clock pin (serial clock, SCKx). An SPI chip select input pin (\$\overline{SPIxSS}\$) lets other SPI devices select the processor. For SPI0, seven SPI chip select output pins (\$\overline{SPI0}\$-\$\overline{SEL7}\$-1) let the processor select other SPI devices. SPI1 and SPI2 each have a single SPI chip select output pin (\$\overline{SPI1SEL1}\$ and \$\overline{SPI2SEL1}\$) for SPI point-to-point communication. Each of the SPI select pins are reconfigured GPIO pins. Using these pins, the SPI ports provide a full-duplex, synchronous serial interface, which supports both master/slave modes and multimaster environments.

The SPI ports' baud rate and clock phase/polarities are programmable, and they each have an integrated DMA controller, configurable to support transmit or receive data streams. Each SPI's DMA controller can only service unidirectional accesses at any given time.

The SPI port's clock rate is calculated as:

$$SPI \ Clock \ Rate = \frac{f_{SCLK}}{2 \times SPIx \ BAUD}$$

where the 16-bit *SPIx\_BAUD* register contains a value of 2 to 65,535.

During transfers, the SPI port simultaneously transmits and receives by serially shifting data in and out on its two serial data lines. The serial clock line synchronizes the shifting and sampling of data on the two serial data lines.

#### 2-WIRE INTERFACE

The ADSP-BF538/ADSP-BF538F processors have two 2-wire interface (TWI) modules that are compatible with the Philips Inter-IC bus standard. The TWI modules offer the capabilities of simultaneous master and slave operation, support for 7-bit addressing and multimedia data arbitration. The TWI also includes master clock synchronization and support for clock low extension.

The TWI interface uses two pins for transferring clock (SCLx) and data (SDAx) and supports the protocol at speeds up to 400 kbps.

The TWI interface pins are compatible with 5 V logic levels.

#### **UART PORTS**

The ADSP-BF538/ADSP-BF538F processors incorporate three full-duplex universal asynchronous receiver/transmitter (UART) ports, which are fully compatible with PC standard UARTs. The UART ports provide a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA supported, asynchronous transfers of serial data. The UART ports include support for 5 data bits to 8 data bits, 1 stop bit or 2 stop bits, and none, even, or odd parity. The UART ports support two modes of operation:

- PIO (programmed I/O) The processor sends or receives data by writing or reading I/O mapped UART registers.
   The data is double buffered on both transmit and receive.
- DMA (direct memory access) The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. Each UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

Each UART port's baud rate, serial data format, error code generation and status, and interrupts are programmable:

- Supporting bit rates ranging from (f<sub>SCLK</sub>/1,048,576) to (f<sub>SCLK</sub>/16) bits per second.
- Supporting data formats from 7 to 12 bits per frame.
- Both transmit and receive operations can be configured to generate maskable interrupts to the processor.

Each UART port's clock rate is calculated as:

$$UART\ Clock\ Rate\ =\ \frac{f_{SCLK}}{16\times UART\_Divisor}$$

where the 16-bit *UART\_Divisor* comes from the UARTx\_DLH register (most significant 8 bits) and UARTx\_DLL register (least significant 8 bits).

In conjunction with the general-purpose timer functions, autobaud detection is supported on UARTO.

The capabilities of the UARTs are further extended with support for the Infrared Data Association (IrDA®) Serial Infrared Physical Layer Link Specification (SIR) protocol.

#### **GENERAL-PURPOSE PORTS**

The ADSP-BF538/ADSP-BF538F processors have up to 54 general-purpose I/O pins that are multiplexed with other peripherals. They are arranged into Ports C, D, E, and F as shown in Table 4.

The general-purpose I/O pins may be individually controlled by manipulation of the control and status registers. These pins may be polled to determine their status.

- GPIO direction control register Specifies the direction of each individual GPIO pin as input or output.
- GPIO control and status registers The processor employs a "write one to modify" mechanism that allows any combination of individual GPIO to be modified in a single

instruction, without affecting the level of any other GPIO. Four control registers and a data register are provided for each GPIO port. One register is written in order to set GPIO values, one register is written in order to clear GPIO values, one register is written in order to toggle GPIO values, and one register is written in order to specify a GPIO input or output. Reading the GPIO data allows software to determine the state of the input GPIO pins.

In addition to the GPIO function described above, the 16 Port F pins can be individually configured to generate interrupts.

- GPIO pin interrupt mask registers The two GPIO pin interrupt mask registers allow each individual PFx pin to function as an interrupt to the processor. Similar to the two GPIO control registers that are used to set and clear individual GPIO pin values, one GPIO pin interrupt mask register sets bits to enable interrupt function, and the other GPIO pin interrupt mask register clears bits to disable interrupt function. PFx pins defined as inputs can be configured to generate hardware interrupts, while output PFx pins can be triggered by software interrupts.
- GPIO pin interrupt sensitivity registers The two GPIO pin interrupt sensitivity registers specify whether individual PFx pins are level- or edge-sensitive and specify—if edge-sensitive—whether just the rising edge or both the rising and falling edges of the signal are significant. One register selects the type of sensitivity, and one register selects which edges are significant for edge-sensitivity.

Table 4. GPIO Ports

Peripheral	Alternate GPIO Port Function
PPI	GPIO Port F15–3
SPORT2	GPIO Port E7–0
SPORT3	GPIO Port E15–8
SPI0	GPIO Port F7–0
SPI1	GPIO Port D4-0
SPI2	GPIO Port D9-5
UART1	GPIO Port D11–10
UART2	GPIO Port D13–12
CAN	GPIO Port C1–0
GPIO	GPIO Port C9–4 <sup>1</sup>

<sup>&</sup>lt;sup>1</sup> These pins are GPIO only and cannot be reconfigured through software. PC1 and PC4 are open-drain when configured as GPIO outputs.

#### PARALLEL PERIPHERAL INTERFACE

The ADSP-BF538/ADSP-BF538F processors provide a parallel peripheral interface (PPI) that can connect directly to parallel ADC and DAC converters, video encoders and decoders, and other general-purpose peripherals. The PPI consists of a dedicated input clock pin, up to 3 frame synchronization pins, and up to 16 data pins. The input clock supports parallel data rates at up to  $f_{\rm SCLK}/2$  MHz, and the synchronization signals can be configured as either inputs or outputs.

The PPI supports a variety of general-purpose and ITU-R 656 modes of operation. In general-purpose mode, the PPI provides half-duplex, bidirectional data transfer with up to 16 bits of data. Up to 3 frame synchronization signals are also provided. In ITU-R 656 mode, the PPI provides half-duplex, bi-directional transfer of 8- or 10-bit video data. Additionally, on-chip decode of embedded start-of-line (SOL) and start-of-field (SOF) preamble packets is supported.

#### **General-Purpose Mode Descriptions**

The general-purpose modes of the PPI are intended to suit a wide variety of data capture and transmission applications. Three distinct submodes are supported:

- Input mode frame syncs and data are inputs into the PPI.
- Frame capture mode frame syncs are outputs from the PPI, but data are inputs.
- Output mode frame syncs and data are outputs from the PPI.

#### **Input Mode**

Input mode is intended for ADC applications, as well as video communication with hardware signaling. In its simplest form, PPI\_FS1 is an external frame sync input that controls when to read data. The PPI\_DELAY MMR allows for a delay (in PPI\_CLK cycles) between reception of this frame sync and the initiation of data reads. The number of input data samples is user programmable and defined by the contents of the PPI\_COUNT register. The PPI supports 8-bit, and 10-bit through 16-bit data, and is programmable in the PPI\_CON-TROL register.

#### Frame Capture Mode

Frame capture mode allows the video source(s) to act as a slave (e.g., for frame capture). The ADSP-BF538/ADSP-BF538F processors control when to read from the video source(s). PPI\_FS1 is an HSYNC output and PPI\_FS2 is a VSYNC output.

#### **Output Mode**

Output mode is used for transmitting video or other data with up to three output frame syncs. Typically, a single frame sync is appropriate for data converter applications, whereas two or three frame syncs could be used for sending video with hardware signaling.

#### **ITU-R 656 Mode Descriptions**

The ITU-R 656 modes of the PPI are intended to suit a wide variety of video capture, processing, and transmission applications. Three distinct submodes are supported:

- · Active video only mode
- · Vertical blanking only mode
- Entire field mode

#### **Active Video Only Mode**

Active video only mode is used when only the active video portion of a field is of interest and not any of the blanking intervals. The PPI does not read in any data between the end of active

video (EAV) and start of active video (SAV) preamble symbols, or any data present during the vertical blanking intervals. In this mode, the control byte sequences are not stored to memory; they are filtered by the PPI. After synchronizing to the start of Field 1, the PPI ignores incoming samples until it sees an SAV code. The user specifies the number of active video lines per frame (in PPI\_COUNT register).

#### Vertical Blanking Interval Mode

In this mode, the PPI only transfers vertical blanking interval (VBI) data.

#### **Entire Field Mode**

In this mode, the entire incoming bit stream is read in through the PPI. This includes active video, control preamble sequences, and ancillary data that may be embedded in horizontal and vertical blanking intervals. Data transfer starts immediately after synchronization to Field 1.

#### **CONTROLLER AREA NETWORK (CAN) INTERFACE**

The ADSP-BF538/ADSP-BF538F processors provide a CAN controller that is a communication controller implementing the Controller Area Network (CAN) V2.0B protocol. This protocol is an asynchronous communications protocol used in both industrial and automotive control systems. CAN is well suited for control applications due to its capability to communicate reliably over a network since the protocol incorporates CRC checking, message error tracking, and fault node confinement.

The CAN controller is based on a 32-entry mailbox RAM and supports both the standard and extended identifier (ID) message formats specified in the CAN protocol specification, revision 2.0, part B.

Each mailbox consists of eight 16-bit data words. The data is divided into fields, which includes a message identifier, a time stamp, a byte count, up to 8 bytes of data, and several control bits. Each node monitors the messages being passed on the network. If the identifier in the transmitted message matches an identifier in one of its mailboxes, then the module knows that the message was meant for it, passes the data into its appropriate mailbox, and signals the processor of message arrival with an interrupt.

The CAN controller can wake up the processor from sleep mode upon generation of a wake-up event, such that the processor can be maintained in a low power mode during idle conditions. Additionally, a CAN wake-up event can wake up the on-chip internal voltage regulator from the powered-down hibernate state.

The electrical characteristics of each network connection are very stringent, therefore the CAN interface is typically divided into 2 parts: a controller and a transceiver. This allows a single controller to support different drivers and CAN networks. The ADSP-BF538/ADSP-BF538F CAN module represents the controller part of the interface. This module's network I/O is a single transmit output and a single receive input, which connect to a line transceiver.

The CAN clock is derived from the processor system clock (SCLK) through a programmable divider and therefore does not require an additional crystal.

#### DYNAMIC POWER MANAGEMENT

The ADSP-BF538/ADSP-BF538F processors provide four operating modes, each with a different performance/power profile. In addition, dynamic power management provides the control functions to dynamically alter the processor core supply voltage, further reducing power dissipation. Control of clocking to each of the processor peripherals also reduces power consumption. See Table 5 for a summary of the power settings for each mode.

#### Full-On Operating Mode—Maximum Performance

In the full-on mode, the PLL is enabled and is not bypassed, providing capability for maximum operational frequency. This is the power-up default execution state in which maximum performance can be achieved. The processor core and all enabled peripherals run at full speed.

## Active Operating Mode—Moderate Dynamic Power Savings

In the active mode, the PLL is enabled but bypassed. Because the PLL is bypassed, the processor's core clock (CCLK) and system clock (SCLK) run at the input clock (CLKIN) frequency. DMA access is available to appropriately configured L1 memories.

In the active mode, it is possible to disable the PLL through the PLL Control register (PLL\_CTL). If disabled, the PLL must be re-enabled before transitioning to the full-on or sleep modes.

Table 5. Power Settings

		PLL	Core Clock	System Clock	Internal Power
Mode	PLL	Bypassed	(CCLK)	(SCLK)	(V <sub>DDINT</sub> )
Full On	Enabled	No	Enabled	Enabled	On
Active	Enabled/ Disabled	Yes	Enabled	Enabled	On
Sleep	Enabled	_	Disabled	Enabled	On
Deep Sleep	Disabled	_	Disabled	Disabled	On
Hibernate	Disabled	_	Disabled	Disabled	Off

#### Sleep Operating Mode—High Dynamic Power Savings

The sleep mode reduces dynamic power dissipation by disabling the clock to the processor core (CCLK). The PLL and system clock (SCLK), however, continue to operate in this mode. Typically, an external event or RTC activity will wake up the processor. When in the sleep mode, assertion of a wake-up event enabled in the SIC\_IWRx register causes the processor to sense the value of the BYPASS bit in the PLL control register (PLL\_CTL). If BYPASS is disabled, the processor transitions to the full on mode. If BYPASS is enabled, the processor will transition to the active mode. When in the sleep mode, system DMA access to L1 memory is not supported.

## Deep Sleep Operating Mode—Maximum Dynamic Power Savinas

The deep sleep mode maximizes dynamic power savings by disabling the clocks to the processor core (CCLK) and to all synchronous peripherals (SCLK). Asynchronous peripherals such as the RTC may still be running, but will not be able to access internal resources or external memory. This powered down mode can only be exited by assertion of the reset interrupt (RESET) or by an asynchronous interrupt generated by the RTC. When in deep sleep mode, an RTC asynchronous interrupt causes the processor to transition to the active mode. Assertion of RESET while in deep sleep mode causes the processor to transition to the full-on mode after processor reset.

#### Hibernate State—Maximum Static Power Savings

The hibernate state maximizes static power savings by disabling the voltage and clocks to the processor core (CCLK) and to all of the synchronous peripherals (SCLK). The internal voltage regulator for the processor can be shut off by writing b#00 to the FREQ bits of the VR\_CTL register. This disables both CCLK and SCLK. Also, disabling these clocks, sets the internal power supply voltage (V $_{\rm DDINT}$ ) to 0 V to provide the greatest power savings. To preserve the processor state, prior to removing power, any critical information stored internally (memory contents, register contents, and others) must be written to a nonvolatile storage device.

Because V<sub>DDEXT</sub> is still supplied in clocks-disabled state, all of the external pins three-state, unless otherwise specified. This state allows other devices that are connected to the processor to still have power applied without drawing unwanted current.

There are a number of methods for wake up. The CAN module can wake up the internal supply regulator. Additionally, the  $\overline{\text{GPW}}$  pin can be pulled low by any other device to wake up the processor. Finally, the regulator can also be woken up by a real-time clock wake-up event or by asserting the  $\overline{\text{RESET}}$  pin. All hibernate wake-up events initiate the hardware reset sequence. Individual sources are enabled by the VR\_CTL register.

With the exception of the VR\_CTL and the RTC registers, all internal registers and memories lose their content in the hibernate state. State variables can be held in external SRAM or SDRAM. The SCKELOW bit in the VR\_CTL register provides a means of waking from hibernate state without disrupting a self-refreshing SDRAM, provided there is also an external pull-down on the SCKE pin.

#### **Power Savings**

As shown in Table 6, the ADSP-BF538/ADSP-BF538F processors support three different power domains. The use of multiple power domains maximizes flexibility, while maintaining compliance with industry standards and conventions. The 3.3 V  $V_{\rm DDRTC}$  power domain supplies the RTC I/O and logic so that the RTC can remain functional when the rest of the chip is powered off. The 1.25 V VDDINT power domain supplies all the

internal logic except for the RTC logic. The  $3.3~V~V_{\rm DDEXT}$  power domain supplies all the I/O except for the RTC crystal. There are no sequencing requirements for the various power domains.

Table 6. Power Domains

Power Domain	V <sub>DD</sub> Range
RTC Crystal I/O and Logic	$V_{\text{DDRTC}}$
All Internal Logic Except RTC	$V_{DDINT}$
All I/O Except RTC	$V_{DDEXT}$

The  $V_{DDRTC}$  should either be connected to a battery (if the RTC is to operate while the rest of the chip is powered down) or should be connected to the  $V_{DDEXT}$  plane on the board. The  $V_{DDRTC}$  should remain powered when the processor is in hibernate state, and should also be powered even if the RTC functionality is not being used in an application.

The power dissipated by a processor is largely a function of the clock frequency of the processor and the square of the operating voltage. For example, reducing the clock frequency by 25% results in a 25% reduction in dynamic power dissipation, while reducing the voltage by 25% reduces dynamic power dissipation by more than 40%. Further, these power savings are additive, in that if the clock frequency and supply voltage are both reduced, the power savings can be dramatic.

The dynamic power management feature of the processor allows both the processor's input voltage ( $V_{DDINT}$ ) and clock frequency ( $f_{CCLK}$ ) to be dynamically controlled.

The savings in power dissipation can be modeled using the power savings factor and % power savings calculations.

The power savings factor is calculated as

Power Savings Factor

$$= \frac{f_{CCLKRED}}{f_{CCLKNOM}} \times \left(\frac{V_{DDINTRED}}{V_{DDINTNOM}}\right)^2 \times \left(\frac{t_{RED}}{t_{NOM}}\right)$$

where:

 $f_{CCLKNOM}$  is the nominal core clock frequency.

 $f_{CCLKRED}$  is the reduced core clock frequency.

 $V_{DDINTNOM}$  is the nominal internal supply voltage.

 $V_{DDINTRED}$  is the reduced internal supply voltage.

 $t_{NOM}$  is the duration running at  $f_{CCLKNOM}$ .

 $t_{RED}$  is the duration running at  $f_{CCLKRED}$ .

The power savings factor is calculated as

% Power Savings =  $(1 - Power Savings Factor) \times 100\%$ 

#### **VOLTAGE REGULATION**

The Blackfin processors provide an on-chip voltage regulator that can generate appropriate  $V_{DDINT}$  voltage levels from the  $V_{DDEXT}$  supply. See Operating Conditions on Page 23 for regulator tolerances and acceptable  $V_{DDEXT}$  ranges for specific models.




Figure 6. Voltage Regulator Circuit

The regulator controls the internal logic voltage levels and is programmable with the voltage regulator control register (VR\_CTL) in increments of 50 mV. To reduce standby power consumption, the internal voltage regulator can be programmed to remove power to the processor core while I/O power (V\_DRTC, V\_DEXT) is still supplied. While in the hibernate state, I/O power is still being applied, eliminating the need for external buffers. The voltage regulator can be activated from this power-down state either through an RTC wake-up, a CAN wake-up, a general-purpose wake-up, or by asserting  $\overline{RESET}$ , all of which will then initiate a boot sequence. The regulator can also be disabled and bypassed at the user's discretion.

#### **Voltage Regulator Layout Guidelines**

Regulator external component placement, board routing, and bypass capacitors all have a significant effect on noise injected into the other analog circuits on-chip. The VROUT1-0 traces and voltage regulator external components should be considered as noise sources when doing board layout and should not be routed or placed near sensitive circuits or components on the board. All internal and I/O power supplies should be well bypassed with bypass capacitors placed as close to the ADSPBF538/ADSP-BF538F processors as possible.

For further details on the on-chip voltage regulator and related board design guidelines, see the Switching Regulator Design Considerations for ADSP-BF533 Blackfin Processor (EE-228) applications note on the Analog Devices website (www.analog.com)—use site search on "EE-228".


#### **CLOCK SIGNALS**

The ADSP-BF538/ADSP-BF538F processors can be clocked by an external crystal, a sine wave input, or a buffered, shaped clock derived from an external clock oscillator.

If an external clock is used, it should be a TTL-compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the processor's CLKIN pin. When an external clock is used, the XTAL pin must be left unconnected.

Alternatively, because the ADSP-BF538/ADSP-BF538F processors include an on-chip oscillator circuit, an external crystal may be used. For fundamental frequency operation, use the circuit shown in Figure 7. A parallel-resonant, fundamental frequency, microprocessor-grade crystal is connected across the CLKIN and XTAL pins. The on-chip resistance between CLKIN and the XTAL pin is in the 500 kW range. Further parallel resistors are typically not recommended. The two capacitors and the series resistor, shown in Figure 7, fine tune the phase and amplitude of the sine frequency. The capacitor and resistor values, shown in Figure 7, are typical values only. The capacitor values are dependent upon the crystal manufacturer's load capacitance recommendations and the physical PCB layout. The resistor value depends on the drive level specified by the crystal manufacturer. System designs should verify the customized values based on careful investigation on multiple devices over the allowed temperature range.

A third-overtone crystal can be used at frequencies above 25 MHz. The circuit is then modified to ensure crystal operation only at the third overtone, by adding a tuned inductor circuit as shown in Figure 7.



NOTE: VALUES MARKED WITH \* MUST BE CUSTOMIZED DEPENDING ON THE CRYSTAL AND LAYOUT. PLEASE ANALYZE CAREFULLY.

Figure 7. External Crystal Connections

As shown in Figure 8, the core clock (CCLK) and system peripheral clock (SCLK) are derived from the input clock (CLKIN) signal. An on-chip PLL is capable of multiplying the CLKIN signal by a user programmable 0.5× to 64× multiplication factor (bounded by specified minimum and maximum VCO frequencies). The default multiplier is 10×, but it can be modified by a software instruction sequence. On-the-fly frequency changes can be effected by simply writing to the PLL\_DIV register.




Figure 8. Frequency Modification Methods

All on-chip peripherals are clocked by the system clock (SCLK). The system clock frequency is programmable by means of the SSEL3–0 bits of the PLL\_DIV register. The values programmed into the SSEL fields define a divide ratio between the PLL output (VCO) and the system clock. SCLK divider values are 1 through 15.

Table 7 illustrates typical system clock ratios:

Table 7. Example System Clock Ratios

Signal Name	Divider Ratio	<b>Example Frequ</b>	ency Ratios (MHz)
SSEL3-0	VCO/SCLK	vco	SCLK
0001	1:1	100	100
0110	6:1	300	50
1010	10:1	500	50

The maximum frequency of the system clock is  $f_{SCLK}$ . Note that the divisor ratio must be chosen to limit the system clock frequency to its maximum of  $f_{SCLK}$ . The SSEL value can be changed dynamically without any PLL lock latencies by writing the appropriate values to the PLL divisor register (PLL\_DIV).

Note that when the SSEL value is changed, it will affect all the peripherals that derive their clock signals from the SCLK signal.

The core clock (CCLK) frequency can also be dynamically changed by means of the CSEL1–0 bits of the PLL\_DIV register. Supported CCLK divider ratios are 1, 2, 4, and 8, as shown in Table 8. This programmable core clock capability is useful for fast core frequency modifications.

Table 8. Core Clock Ratios

Signal Name	Divider Ratio	Example Fred	quency Ratios
CSEL1-0	VCO/CCLK	vco	CCLK
00	1:1	300	300
01	2:1	300	150
10	4:1	500	125
11	8:1	200	25

#### **BOOTING MODES**

The ADSP-BF538/ADSP-BF538F processors have three mechanisms (listed in Table 9) for automatically loading internal L1 instruction memory after a reset. A fourth mode is provided to execute from external memory, bypassing the boot sequence.

**Table 9. Booting Modes** 

BMODE1-0	Description
00	Execute from 16-Bit External Memory (Bypass Boot ROM)
01	Boot from 8-Bit or 16-Bit Flash, or Boot from On-Chip Flash (ADSP-BF538F Only)
10	Boot from SPI Serial Master Connected to SPI0
11	Boot from SPI Serial Slave EEPROM/Flash (8-,16-, or 24-Bit Address Range, or Atmel AT45DB041, AT45DB081, or AT45DB161 Serial Flash) Connected to SPI0

The BMODE pins of the reset configuration register, sampled during power-on resets and software initiated resets, implement the following modes:

- Execute from 16-bit external memory Execution starts from address 0x2000 0000 with 16-bit packing. The boot ROM is bypassed in this mode. All configuration settings are set for the slowest device possible (3-cycle hold time; 15-cycle R/W access times; 4-cycle setup).
- Boot from 8-bit or 16-bit external flash memory The 8-bit flash boot routine located in boot ROM memory space is set up using asynchronous memory bank 0. For ADSP-BF538F processors, the on-chip flash is booted if FCE is connected to AMSO. All configuration settings are set for the slowest device possible (3-cycle hold time; 15-cycle R/W access times; 4-cycle setup).
- Boot from SPI serial EEPROM/flash (8-, 16-, or 24-bit addressable, or Atmel AT45DB041, AT45DB081, or AT45DB161) connected to SPI0– SPI0 uses the PF2 output pin to select a single SPI EEPROM/flash device, submits a read command and successive address bytes (0x00) until a valid 8-, 16-, or 24-bit, or Atmel addressable device is detected, and begins clocking data into the processor at the beginning of L1 instruction memory.
- Boot from SPI host device connected to SPI0 The Black-fin processor operates in SPI slave mode and is configured to receive the bytes of the LDR file from an SPI host (master) agent. To hold off the host device from transmitting while the boot ROM is busy, the Blackfin processor asserts a GPIO pin, called host wait (HWAIT), to signal the host device not to send any more bytes until the flag is deasserted. The flag is chosen by the user and this information is transferred to the Blackfin processor via bits 10:5 of the FLAG header in the LDR image.

For each of the boot modes, a 10-byte header is first read from an external memory device. The header specifies the number of bytes to be transferred and the memory destination address.

Multiple memory blocks may be loaded by any boot sequence. Once all blocks are loaded, program execution commences from the start of L1 instruction SRAM.

In addition, Bit 4 of the reset configuration register can be set by application code to bypass the normal boot sequence during a software reset. For this case, the processor jumps directly to the beginning of L1 instruction memory.

To augment the boot modes, a secondary software loader is provided that adds additional booting mechanisms. This secondary loader provides the capability to boot from 16-bit flash memory, fast flash, variable baud rate, and other sources. In all boot modes except bypass, program execution starts from on-chip L1 memory address 0xFFA0 0000.

#### INSTRUCTION SET DESCRIPTION

The Blackfin processor family assembly language instruction set employs an algebraic syntax designed for ease of coding and readability. The instructions have been specifically tuned to provide a flexible, densely encoded instruction set that compiles to a very small final memory size. The instruction set also provides fully featured multifunction instructions that allow the programmer to use many of the processor core resources in a single instruction. Coupled with many features more often seen on microcontrollers, this instruction set is very efficient when compiling C and C++ source code. In addition, the architecture supports both user (algorithm/application code) and supervisor (O/S kernel, device drivers, debuggers, ISRs) modes of operation, allowing multiple levels of access to core processor resources.

The assembly language, which takes advantage of the processor's unique architecture, offers the following advantages:

- Seamlessly integrated DSP/CPU features are optimized for both 8-bit and 16-bit operations.
- A multi-issue load/store modified Harvard architecture, which supports two 16-bit MAC or four 8-bit ALU plus two load/store plus two pointer updates per cycle.
- All registers, I/O, and memory are mapped into a unified 4G byte memory space, providing a simplified programming model.
- Microcontroller features, such as arbitrary bit and bit-field manipulation, insertion, and extraction; integer operations on 8-, 16-, and 32-bit data types; and separate user and supervisor stack pointers.
- Code density enhancements, which include intermixing of 16- and 32-bit instructions (no mode switching, no code segregation). Frequently used instructions are encoded in 16 bits.

#### **DEVELOPMENT TOOLS**

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (which include CrossCore® Embedded Studio and/or VisualDSP++®), evaluation products, emulators, and a wide variety of software add-ins.

#### **Integrated Development Environments (IDEs)**

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers two IDEs.

The newest IDE, CrossCore Embedded Studio, is based on the Eclipse™ framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information visit www.analog.com/cces.

The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore Embedded Studio. This IDE includes the Analog Devices VDK real time operating system and an open source TCP/IP stack. For more information visit www.analog.com/visualdsp. Note that VisualDSP++ will not support future Analog Devices processors.

#### **EZ-KIT Lite Evaluation Board**

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite<sup>®</sup> evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders<sup>®</sup>, which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit www.analog.com and search on "ezkit" or "ezextender".

#### **EZ-KIT Lite Evaluation Kits**

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of Cross-Core Embedded Studio or VisualDSP++ installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

#### Software Add-Ins for CrossCore Embedded Studio

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

#### **Board Support Packages for Evaluation Hardware**

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the *Product Download* area of the product web page.

#### Middleware Packages

Analog Devices separately offers middleware add-ins such as real time operating systems, file systems, USB stacks, and TCP/IP stacks. For more information see the following web pages:

- www.analog.com/ucos3
- www.analog.com/ucfs
- · www.analog.com/ucusbd
- www.analog.com/lwip

#### **Algorithmic Modules**

To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are available for use with both CrossCore Embedded Studio and VisualDSP++. For more information visit www.analog.com and search on "Blackfin software modules" or "SHARC software modules".

#### Designing an Emulator-Compatible DSP Board (Target)

For embedded system test and debug, Analog Devices provides a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit emulation is facilitated by use of this JTAG interface. The emulator accesses the processor's internal features via the processor's TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The processor must be halted to send data and commands, but once an operation is completed by the emulator, the DSP system is set to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports connection of the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the Engineer-to-Engineer Note "Analog Devices JTAG Emulation Technical Reference" (EE-68) on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

#### **ADDITIONAL INFORMATION**

The following publications that describe the ADSP-BF538/ ADSP-BF538F processors (and related processors) can be ordered from any Analog Devices sales office or accessed electronically on our website:

- Getting Started with Blackfin Processors
- ADSP-BF538/ADSP-BF538F Blackfin Processor Hardware Reference
- ADSP-BF53x/ADSP-BF56x Blackfin Processor Programming Reference
- ADSP-BF538 Blackfin Processor Anomaly List

#### **RELATED SIGNAL CHAINS**

A *signal chain* is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena. For more information about this term and related topics, see the "signal chain" entry in Wikipedia or the Glossary of EE Terms on the Analog Devices website.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website.

The Application Signal Chains page in the Circuits from the Lab™ site (http://www.analog.com/signalchains) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

### PIN DESCRIPTIONS

The ADSP-BF538/ADSP-BF538F processors pin definitions are listed in Table 10.

All pins are three-stated during and immediately after reset, except the memory interface, asynchronous memory control, and synchronous memory control pins. These pins are all driven high, with the exception of CLKOUT, which toggles at the system clock rate. If  $\overline{BR}$  is active (whether or not  $\overline{RESET}$  is asserted), the memory pins are also three-stated. All unused I/O pins have their input buffers disabled with the exception of the

pins that need pull-ups or pull-downs, as noted in the table. During hibernate, all outputs are three-stated unless otherwise noted in Table 10.

In order to maintain maximum functionality and reduce package size and pin count, some pins have dual, multiplexed functionality. In cases where pin functionality is reconfigurable, the default state is shown in plain text, while alternate functionality is shown in italics.

**Table 10. Pin Descriptions** 

Pin Name	I/O	Function	Driver Type <sup>1</sup>
Memory Interface			
ADDR19-1	0	Address Bus for Async/Sync Access	Α
DATA15-0	I/O	Data Bus for Async/Sync Access	Α
ABE1-0/SDQM1-0	О	Byte Enables/Data Masks for Async/Sync Access	Α
BR	ı	Bus Request (This pin should be pulled high when not used.)	
BG	О	Bus Grant	Α
BGH	О	Bus Grant Hang	Α
Asynchronous Memory Control			
AMS3-0	О	Bank Select (Require pull-ups if hibernate is used.)	Α
ARDY	ı	Hardware Ready Control	
AOE	О	Output Enable	Α
ARE	О	Read Enable	Α
AWE	0	Write Enable	Α
Flash Control			
FCE	ı	Flash Enable (This pin is internally connected to GND on the ADSP-BF538.)	
FRESET	ı	Flash Reset (This pin is internally connected to GND on the ADSP-BF538.)	
Synchronous Memory Control			
SRAS	О	Row Address Strobe	Α
SCAS	О	Column Address Strobe	Α
SWE	О	Write Enable	Α
SCKE	0	Clock Enable (This pin must be pulled low through a 10 k $\Omega$ resistor if hibernate state is used and SDRAM contents need to be preserved during hibernate.)	A
CLKOUT	О	Clock Output	В
SA10	О	A10 Pin	А
<del>SMS</del>	О	Bank Select	А
Timers			
TMR0	I/O	Timer 0	С
TMR1/ <i>PPI_FS1</i>	I/O	Timer 1/PPI Frame Sync1	С
TMR2/ <i>PPI_FS2</i>	I/O	Timer 2/PPI Frame Sync2	С

Table 10. Pin Descriptions (Continued)

Pin Name	ame I/O Function		Driver Type <sup>1</sup>
2-Wire Interface Port		These pins are open-drain and require a pull-up resistor. See version 2.1 of the I <sup>2</sup> C specification for proper resistor values.	
SDA0	I/O 5 V	TWI0 Serial Data	E
SCL0	I/O 5 V	TWI0 Serial Clock	E
SDA1	I/O 5 V	TWI1 Serial Data	E
SCL1	I/O 5 V	TWI1 Serial Clock	Е
Serial Port0			
RSCLK0	I/O	SPORTO Receive Serial Clock	D
RFS0	I/O	SPORTO Receive Frame Sync	С
DROPRI	ı	SPORTO Receive Data Primary	
DROSEC	ı	SPORTO Receive Data Secondary	
TSCLK0	I/O	SPORT0 Transmit Serial Clock	D
TFS0	I/O	SPORT0 Transmit Frame Sync	С
DTOPRI	0	SPORT0 Transmit Data Primary	С
DTOSEC	0	SPORT0 Transmit Data Secondary	С
Serial Port1			
RSCLK1	I/O	SPORT1 Receive Serial Clock	D
RFS1	I/O	SPORT1 Receive Frame Sync	С
DR1PRI	ı	SPORT1 Receive Data Primary	
DR1SEC	ı	SPORT1 Receive Data Secondary	
TSCLK1	I/O	SPORT1 Transmit Serial Clock	D
TFS1	I/O	SPORT1 Transmit Frame Sync	С
DT1PRI	0	SPORT1 Transmit Data Primary	С
DT1SEC	0	SPORT1 Transmit Data Secondary	С
SPI0 Port			
MOSI0	I/O	SPI0 Master Out Slave In	С
MISO0	I/O	SPI0 Master In Slave Out (This pin should always be pulled high through a 4.7 k $\Omega$ resistor if booting via the SPI port.)	С
SCK0	I/O	SPI0 Clock	D
UARTO Port			
RXO	I	UARTO Receive	
TX0	О	UART0 Transmit	С
PPI Port			
PPI3-0	I/O	PPI3-0	С
PPI_CLK/ <i>TMRCLK</i>	l	PPI Clock/External Timer Reference	
Port C: Controller Area Network/GPIO			
CANTX/PC0	I/O 5 V	CAN Transmit/GPIO	С
CANRX/PC1	I/OD 5 V	CAN Receive/GPIO	C <sup>2</sup>
PC[9-5]	I/O	GPIO	С
PC4	I/OD 5 V	GPIO	C <sup>2</sup>

Table 10. Pin Descriptions (Continued)

Pin Name	I/O	Function	Driver Type <sup>1</sup>
Port D: SPI1/SPI2/UART1/UART2/GPIO			
MOSI1/PD0	I/O	SPI1 Master Out Slave In/GPIO	С
MISO1/PD1	I/O	SPI1 Master In Slave Out/GPIO	С
SCK1/PD2	I/O	SPI1 Clock/GPIO	D
SPI1SS/PD3	I/O	SPI1 Slave Select Input/GPIO	D
SPI1SEL1/PD4	I/O	SPI1 Slave Select Enable/GPIO	D
MOSI2/PD5	I/O	SPI2 Master Out Slave In/GPIO	С
MISO2/PD6	I/O	SPI2 Master In Slave Out/GPIO	С
SCK2/PD7	I/O	SPI2 Clock/GPIO	D
SPI2SS/PD8	I/O	SPI2 Slave Select Input/GPIO	D
SPI2SEL1/PD9	I/O	SPI2 Slave Select Enable/GPIO	D
RX1/PD10	I/O	UART1 Receive/GPIO	D
TX1/PD11	I/O	UART1 Transmit/ <i>GPIO</i>	D
RX2/PD12	I/O	UART2 Receive/GPIO	D
TX2/PD13	I/O	UART2 Transmit/ <i>GPIO</i>	D
Port E: SPORT2/SPORT3/GPIO			
RSCLK2/PE0	I/O	SPORT2 Receive Serial Clock/GPIO	D
RFS2/PE1	I/O	SPORT2 Receive Frame Sync/GPIO	С
DR2PRI/PE2	I/O	SPORT2 Receive Data Primary/GPIO	С
DR2SEC/PE3	I/O	SPORT2 Receive Data Secondary/GPIO	С
TSCLK2/PE4	I/O	SPORT2 Transmit Serial Clock/GPIO	D
TFS2/PE5	I/O	SPORT2 Transmit Frame Sync/GPIO	С
DT2PRI/PE6	I/O	SPORT2 Transmit Data Primary/GPIO	С
DT2SEC/PE7	I/O	SPORT2 Transmit Data Secondary/GPIO	С
RSCLK3/PE8	I/O	SPORT3 Receive Serial Clock/GPIO	D
RFS3/PE9	I/O	SPORT3 Receive Frame Sync/GPIO	С
DR3PRI/PE10	I/O	SPORT3 Receive Data Primary/GPIO	С
DR3SEC/PE11	I/O	SPORT3 Receive Data Secondary/GPIO	С
TSCLK3/PE12	I/O	SPORT3 Transmit Serial Clock/GPIO	D
TFS3/PE13	I/O	SPORT3 Transmit Frame Sync/GPIO	С
DT3PRI /PE14	I/O	SPORT3 Transmit Data Primary/GPIO	С
DT3SEC/PE15	I/O	SPORT3 Transmit Data Secondary/GPIO	С
Port F: GPIO/PPI/SPI0/Timers			
PF0/SPIOSS	I/O	GPIO/SPI0 Slave Select Input	С
PF1/SPIOSEL1/TACLK	I/O	GPIO/SPI0 Slave Select Enable 1/Timer Alternate Clock Input	С
PF2/SPI0SEL2	I/O	GPIO/SPI0 Slave Select Enable 2	С
PF3/PPI_FS3/SPI0SEL3	I/O	GPIO/PPI Frame Sync 3/SPI0 Slave Select Enable 3	С
PF4/PPI15/SPI0SEL4	I/O	GPIO/PPI15/SPI0 Slave Select Enable 4	С
PF5/PPI14/SPI0SEL5	I/O	GPIO/PPI14/SPI0 Slave Select Enable 5	С
PF6/PPI13/SPI0SEL6	I/O	GPIO/PPI13/SPI0 Slave Select Enable 6	С

Table 10. Pin Descriptions (Continued)

Pin Name	I/O	Function	Driver Type <sup>1</sup>
PF7/PPI12/ <i>SPI0SEL7</i>	I/O	GPIO/PPI12/SPI0 Slave Select Enable 7	С
PF8/PPI11	I/O	GPIO/PPI11	С
PF9/PPI10	I/O	GPIO/PPI10	С
PF10/PPI9	I/O	GPIO/PPI9	С
PF11/PPI8	I/O	GPIO/PPI8	С
PF12/PPI7	I/O	GPIO/PPI7	С
PF13/PPI6	I/O	GPIO/PPI6	С
PF14/PPI5	I/O	GPIO/PPI5	С
PF15/PPI4	I/O	GPIO/PPI4	С
Real-Time Clock			
RTXI	ı	RTC Crystal Input (This pin should be pulled low when not used.)	
RTXO	О	RTC Crystal Output (Does not three-state in hibernate.)	
JTAG Port			
TCK	ı	JTAG Clock	
TDO	О	JTAG Serial Data Out	С
TDI	ı	JTAG Serial Data In	
TMS	ı	JTAG Mode Select	
TRST	I	JTAG Reset (This pin should be pulled low if the JTAG port will not be used.)	
EMU	О	Emulation Output	С
Clock			
CLKIN	I	Clock/Crystal Input	
XTAL	О	Crystal Output	
Mode Controls			
RESET	I	Reset	
NMI	I	Nonmaskable Interrupt (This pin should be pulled high when not used.)	
BMODE1-0	ı	Boot Mode Strap (These pins must be pulled to the state required for the desired boot mode.)	
Voltage Regulator			
VROUT1-0	0	External FET Drive 0 (These pins should be left unconnected when not used and are driven high during hibernate.)	
GPW	I 5 V	General-Purpose Regulator Wake-Up (This pin should be pulled high when not used.)	
Supplies			
$V_{DDEXT}$	Р	I/O Power Supply	
$V_{DDINT}$	Р	Internal Power Supply	
$V_{DDRTC}$	Р	Real-Time Clock Power Supply (This pin should be connected to $V_{\text{DDEXT}}$ when not used and should remain powered at all times.)	
GND	G	Ground	

 $<sup>^{\</sup>rm 1}\,\rm Refer$  to Figure 33 on Page 47 to Figure 43 on Page 49.

<sup>&</sup>lt;sup>2</sup> This pin is 5 V-tolerant when configured as an input and an open-drain when configured as an output; therefore, only the VOL curves in Figure 37 on Page 48 and Figure 38 on Page 48 and the Fall Time curves in Figure 50 on Page 51 and Figure 51 on Page 51 apply when configured as an output.

### **SPECIFICATIONS**

Note that component specifications are subject to change without notice.

#### **OPERATING CONDITIONS**

Param	eter	Conditions	Min	Nom	Max	Unit
V <sub>DDINT</sub>	Internal Supply Voltage	533 MHz Speed Grade Models <sup>1, 2</sup>	0.8	1.25	1.375	V
$V_{\text{DDINT}}$	Internal Supply Voltage	400 MHz Speed Grade Models <sup>1, 2</sup>	0.8	1.2	1.32	V
$V_{DDEXT}$	External Supply Voltage	Models with on-chip flash <sup>2</sup>	2.7	3.3	3.6	V
$V_{\text{DDEXT}}$	External Supply Voltage	Models without on-chip flash <sup>2, 3</sup>	2.25	3.0	3.6	V
$V_{\text{DDRTC}}$	Real-Time Clock Power Supply Voltage		2.25		3.6	V
$V_{IH}$	High Level Input Voltage <sup>4</sup>	$V_{DDEXT} = Maximum$	2.0			V
$V_{\text{IH5V}}$	High Level Input Voltage⁵	$V_{DDEXT} = Maximum$	2.0			V
$V_{\text{IHCLKIN}}$	High Level Input Voltage <sup>6</sup>	$V_{DDEXT} = Maximum$	2.2			V
$V_{IL}$	Low Level Input Voltage <sup>4, 7</sup>	$V_{DDEXT} = Minimum$			+0.6	V
$V_{\text{IL5V}}$	Low Level Input Voltage 5	V <sub>DDEXT</sub> = Minimum			+0.8	V
T <sub>J</sub>	Junction Temperature	316-Ball Chip Scale Package Ball Grid Array (CSP_BGA) @ $T_{AMBIENT} = -40^{\circ}C$ to $+85^{\circ}C$	-40		+110	°C

 $<sup>^1</sup>$  The regulator can generate  $\rm V_{\rm DDINT}$  at levels of 0.85 V to 1.2 V with –5% to +10% tolerance and 1.25 V with –4% to +10% tolerance

<sup>&</sup>lt;sup>2</sup> See Ordering Guide on Page 58.

 $<sup>^3</sup>$  When  $\rm V_{\rm DDEXT}$  < 2.70 V, on-chip voltage regulation is not supported.

<sup>&</sup>lt;sup>4</sup>The 3.3 V tolerant pins are capable of accepting up to 3.6 V maximum V<sub>IH</sub> The following bidirectional pins are 3.3 V tolerant: DATA15−0, SCK2−0, MISO2−0, MOSI2−0, PF15−0, PPI3−0, SPI1SS, SPI1SELI, PC9−5, SPI2SS, SPI2SELI, RX2−1, TX2−1, TSCLK3−0, RSCLK3−0, TFS3−0, RFS3−0, DT2PRI, DT2SEC, DR2PRI, DR2SEC, DT3PRI, DT3SEC, DR3PRI, DR3SEC, and TMR2−0. The following input-only pins are 3.3 V tolerant: RESET, RX0, TCK, TDI, TMS, TRST, ARDY, BMODE1−0, BR, DR0PRI, DR0SEC, DR1PRI, DR1SEC, NMI, PPI\_CLK, and RTXI.

 $<sup>^5</sup>$  The 5 V tolerant pins are capable of accepting up to 5.5 V maximum  $V_{IH}$ . The following bidirectional pins are 5 V tolerant: SCL0, SCL1, SDA0, SDA1, CANTX, CANRX, and PC4. The following input-only pin is 5 V tolerant:  $\overline{GPW}$ .

<sup>&</sup>lt;sup>6</sup> Parameter value applies to the CLKIN input pin.

 $<sup>^{7}\,\</sup>mathrm{Parameter}$  value applies to all input and bidirectional pins.

The following tables describe the voltage/frequency requirements for the ADSP-BF538/ADSP-BF538F processor clocks. Take care in selecting MSEL, SSEL, and CSEL ratios so as not to exceed the maximum core clock (Table 11 and Table 12) and system clock (Table 14) specifications. Table 13 describes phase-locked loop operating conditions.

Table 11. Core Clock (CCLK) Requirements —  $400\,\mathrm{MHz}$  Models

		Internal Regulator		
Paran	neter	Setting	Max	Unit
$f_{CCLK}$	CLK Frequency (V <sub>DDINT</sub> = 1.14 V Minimum)	1.20 V	400	MHz
$f_{\text{CCLK}}$	CLK Frequency (V <sub>DDINT</sub> = 1.045 V Minimum)	1.10 V	364	MHz
$f_{\text{CCLK}}$	CLK Frequency (V <sub>DDINT</sub> = 0.95 V Minimum)	1.00 V	333	MHz
$f_{\text{CCLK}}$	CLK Frequency (V <sub>DDINT</sub> = 0.85 V Minimum)	0.90 V	280	MHz
$f_{CCLK}$	CLK Frequency (V <sub>DDINT</sub> = 0.8 V Minimum)	0.85 V	250	MHz

#### Table 12. Core Clock (CCLK) Requirements — 533 MHz Models

Param	eter	Internal Regulator	Setting Max	Unit
$f_{CCLK}$	Core Clock Frequency (V <sub>DDINT</sub> = 1.2 V Minimum)	1.25 V	533	MHz
$f_{\text{CCLK}}$	Core Clock Frequency (V <sub>DDINT</sub> = 1.14 V Minimum)	1.20 V	500	MHz
$f_{\text{CCLK}}$	Core Clock Frequency (V <sub>DDINT</sub> = 1.045 V Minimum)	1.10 V	444	MHz
$f_{\text{CCLK}}$	Core Clock Frequency (V <sub>DDINT</sub> = 0.95 V Minimum)	1.00 V	400	MHz
$f_{\text{CCLK}}$	Core Clock Frequency (V <sub>DDINT</sub> = 0.85 V Minimum)	0.95 V	333	MHz
$f_{\text{CCLK}}$	Core Clock Frequency (V <sub>DDINT</sub> = 0.8 V Minimum)	0.85 V	250	MHz

### **Table 13. Phase-Locked Loop Operating Conditions**

Parame		Min	Max	Unit
$f_{VCO}$	Voltage Controlled Oscillator (VCO) Frequency	50	Max f <sub>CCLK</sub>	MHz

#### Table 14. System Clock (SCLK) Requirements

Param	Max	Unit	
$f_{SCLK}$	CLKOUT/SCLK Frequency ( $V_{DDINT} \ge 1.14 V$ )	133 <sup>2</sup>	MHz
$f_{SCLK}$	CLKOUT/SCLK Frequency (V <sub>DDINT</sub> < 1.14 V)	100	MHz

 $<sup>^1\,</sup>t_{SCLK}\,(=1/f_{SCLK})$  must be greater than or equal to  $t_{CCLK}.$ 

 $<sup>^2</sup>$  Guaranteed to  $t_{SCLK}$  = 7.5 ns. See Table 27 on page 33.

#### **ELECTRICAL CHARACTERISTICS**

Parameter <sup>1</sup>		Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	High Level Output Voltage <sup>2</sup>	$V_{DDEXT} = +3.0 \text{ V}, I_{OH} = -0.5 \text{ mA}$	2.4			V
$V_{OL}$	Low Level Output Voltage <sup>2</sup>	$V_{DDEXT} = 3.0 \text{ V, } I_{OL} = 2.0 \text{ mA}$			0.4	V
I <sub>IH</sub>	High Level Input Current <sup>3</sup>	$V_{DDEXT}$ = Maximum, $V_{IN} = V_{DD}$ Maximum			10.0	μΑ
$I_{IHP}$	High Level Input Current JTAG <sup>4</sup>	$V_{DDEXT} = Maximum, V_{IN} = V_{DD} Maximum$			50.0	μΑ
$I_{\rm IL}$	Low Level Input Current <sup>3</sup>	$V_{DDEXT} = Maximum, V_{IN} = 0 V$			10.0	μΑ
$I_{OZH}$	Three-State Leakage Current⁵	$V_{DDEXT} = Maximum, V_{IN} = V_{DD} Maximum$			10.0	μΑ
$I_{OZL}$	Three-State Leakage Current⁵	$V_{DDEXT} = Maximum, V_{IN} = 0 V$			10.0	μΑ
$C_IN$	Input Capacitance <sup>6, 7</sup>	$f_{CCLK} = 1 \text{ MHz}, T_{AMBIENT} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4	8	pF
I <sub>DDDEEPSLEEP</sub> 8	V <sub>DDINT</sub> Current in Deep Sleep Mode	$V_{DDINT} = 1.0 \text{ V}, f_{CCLK} = 0 \text{ MHz}, T_J = 25^{\circ}\text{C},$ ASF = 0.00		7.5		mA
I <sub>DDSLEEP</sub>	V <sub>DDINT</sub> Current in Sleep Mode	$V_{DDINT} = 0.8 \text{ V}, T_J = 25^{\circ}\text{C}, SCLK = 25 \text{ MHz}$			10	mA
I <sub>DD-TYP</sub>	V <sub>DDINT</sub> Current	$V_{DDINT} = 1.14 \text{ V}, f_{CCLK} = 400 \text{ MHz}, T_J = 25^{\circ}\text{C}$		130		mA
I <sub>DD-TYP</sub>	V <sub>DDINT</sub> Current	$V_{DDINT} = 1.2 \text{ V}, f_{CCLK} = 500 \text{ MHz}, T_J = 25^{\circ}\text{C}$		168		mA
I <sub>DD-TYP</sub>	V <sub>DDINT</sub> Current	$V_{DDINT} = 1.2 \text{ V}, f_{CCLK} = 533 \text{ MHz}, T_J = 25^{\circ}\text{C}$		180		mA
I <sub>DDHIBERNATE</sub> 8	V <sub>DDEXT</sub> Current in Hibernate State	$V_{DDEXT} = 3.6 \text{ V}$ , CLKIN = 0 MHz, $T_J = \text{Max}$ , voltage regulator off ( $V_{DDINT} = 0 \text{ V}$ )		50	100	μΑ
I <sub>DDRTC</sub>	V <sub>DDRTC</sub> Current	$V_{DDRTC} = 3.3 \text{ V}, T_{J} = 25^{\circ}\text{C}$		20		μΑ
I <sub>DDDEEPSLEEP</sub> 8	V <sub>DDINT</sub> Current in Deep Sleep Mode	$f_{CCLK} = 0 MHz$		6	Table 15	mA
I <sub>DDINT</sub> <sup>9</sup>	V <sub>DDINT</sub> Current	$f_{CCLK} > 0 \text{ MHz}$			$I_{DDDEEPSLEEP}$ + (Table 17 × ASF)	mA

<sup>&</sup>lt;sup>1</sup> Specifications subject to change without notice.

System designers should refer to *Estimating Power for the ADSP-BF538/BF539 Blackfin Processors (EE-298)*, which provides detailed information for optimizing designs for lowest power. All topics discussed in this section are described in detail in EE-298. Total power dissipation has two components:

- 1. Static, including leakage current
- 2. Dynamic, due to transistor switching characteristics

Many operating conditions can also affect power dissipation, including temperature, voltage, operating frequency, and processor activity. Electrical Characteristics on Page 25 shows the current dissipation for internal circuitry ( $V_{\text{DDINT}}$ ).  $I_{\text{DDDEEPSLEEP}}$  specifies static power dissipation as a function of voltage ( $V_{\text{DDINT}}$ ) and temperature (see Table 15), and  $I_{\text{DDINT}}$  specifies the total power specification for the listed test conditions, including the dynamic component as a function of voltage ( $V_{\text{DDINT}}$ ) and frequency (Table 17).

The dynamic component is also subject to an Activity Scaling Factor (ASF) which represents application code running on the processor (Table 16).

<sup>&</sup>lt;sup>2</sup> Applies to output and bidirectional pins.

<sup>&</sup>lt;sup>3</sup> Applies to input pins except JTAG inputs.

<sup>&</sup>lt;sup>4</sup> Applies to JTAG input pins (TCK, TDI, TMS, TRST).

<sup>&</sup>lt;sup>5</sup> Applies to three-statable pins.

<sup>&</sup>lt;sup>6</sup> Applies to all signal pins.

<sup>&</sup>lt;sup>7</sup>Guaranteed, but not tested.

<sup>&</sup>lt;sup>8</sup> See the ADSP-BF538/538F Blackfin Processor Hardware Reference for definitions of sleep, deep sleep, and hibernate operating modes.

<sup>&</sup>lt;sup>9</sup> See Table 16 for the list of I<sub>DDINT</sub> power vectors covered by various Activity Scaling Factors (ASF).

Table 15. Static Current (mA)<sup>1</sup>

	V <sub>DDINT</sub> (V	<b>/</b> )											
T, (°C)	0.80 V	0.85 V	0.90 V	0.95 V	1.00 V	1.05 V	1.10 V	1.15 V	1.20 V	1.25 V	1.30 V	1.32 V	1.375 V
-40	6.4	7.7	8.8	10.4	12.0	14.0	16.1	18.9	21.9	25.2	28.7	30.6	35.9
-25	9.2	10.9	12.5	14.5	16.7	19.3	22.1	25.6	29.5	33.7	38.1	40.5	47.2
0	16.8	18.9	21.5	24.4	27.7	31.7	35.8	40.5	45.8	51.6	58.2	61.0	69.8
25	32.9	37.2	41.4	46.2	51.8	57.4	64.2	72.3	80.0	89.3	98.9	103.3	116.4
40	48.4	54.8	60.5	67.1	74.7	82.9	91.6	101.5	112.4	123.2	136.2	142.0	158.7
55	71.2	78.6	86.5	95.8	104.9	115.7	127.1	139.8	153.6	168.0	183.7	191.0	211.8
70	102.3	112.2	122.1	133.5	146.1	159.2	173.9	189.8	206.7	225.5	245.6	254.1	279.6
85	140.7	153.0	167.0	182.5	198.0	216.0	234.3	254.0	276.0	299.1	324.3	334.8	366.6
100	190.6	207.1	224.6	244.0	265.6	285.7	309.0	333.7	360.0	387.8	417.3	431.1	469.3
105	210.2	228.1	245.1	265.6	285.8	309.2	334.0	360.1	385.6	417.2	448.0	461.5	501.1

 $<sup>^{\</sup>rm 1}$  Values are guaranteed maximum  $I_{\rm DDDEEPSLEEP}$  specifications.

**Table 16. Activity Scaling Factors** 

I <sub>DDINT</sub> Power Vector <sup>1</sup>	Activity Scaling Factor (ASF) <sup>2</sup>
I <sub>DD-PEAK</sub>	1.30
I <sub>DD-HIGH</sub>	1.28
I <sub>DD-TYP</sub>	1.00
I <sub>DD-APP</sub>	0.88
I <sub>DD-NOP</sub>	0.74
I <sub>DD-IDLE</sub>	0.48

<sup>&</sup>lt;sup>1</sup> See EE-298 for power vector definitions.

Table 17. Dynamic Current (mA, with ASF = 1.0)<sup>1</sup>

Frequency	Voltage	(V <sub>DDINT</sub> )											
(MHz)	0.80 V	0.85 V	0.90 V	0.95 V	1.00 V	1.05 V	1.10 V	1.15 V	1.20 V	1.25 V	1.30 V	1.32 V	1.375 V
50	13.6	14.9	16.4	17.5	19.1	20.5	22.0	23.5	25.4	27.1	29.1	29.7	31.6
100	23.6	26.0	27.9	30.1	32.3	34.4	37.0	39.2	41.7	44.3	46.4	47.6	50.3
200	44.1	47.5	51.0	54.8	58.4	61.8	65.6	69.7	74.3	76.2	82.2	83.4	87.8
250	54.6	58.7	62.8	66.8	71.2	75.7	79.9	84.5	89.8	94.2	99.4	101.2	106.5
300	N/A	69.8	74.1	79.3	84.5	89.0	94.7	100.0	105.5	111.6	116.8	119.3	125.5
375	N/A	N/A	91.9	97.9	103.9	109.9	116.5	122.2	129.7	136.0	142.9	145.9	153.6
400	N/A	N/A	N/A	103.8	110.3	116.9	123.7	130.0	137.5	144.2	151.2	154.5	162.4
425	N/A	N/A	N/A	N/A	116.6	123.7	130.9	137.2	144.7	152.7	159.9	163.3	171.8
475	N/A	N/A	N/A	N/A	N/A	N/A	145.0	151.8	161.4	169.4	177.8	181.1	190.4
500	N/A	N/A	N/A	N/A	N/A	N/A	N/A	159.9	168.9	177.8	186.3	190.0	199.6
533	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	179.8	188.9	198.8	202.2	212.5

<sup>&</sup>lt;sup>1</sup>The values are not guaranteed as standalone maximum specifications, they must be combined with static current per the equations of Electrical Characteristics on Page 25.

<sup>&</sup>lt;sup>2</sup> All ASF values determined using a 10:1 CCLK:SCLK ratio.

#### **ABSOLUTE MAXIMUM RATINGS**

Stresses greater than those listed below may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 18. Absolute Maximum Ratings

Parameter	Rating
Internal (Core) Supply Voltage (V <sub>DDINT</sub> )	-0.3 V to +1.4 V
External (I/O) Supply Voltage (V <sub>DDEXT</sub> ) <sup>1</sup>	-0.3 V to +3.8 V
Input Voltage <sup>2, 3</sup>	–0.5 V to +3.6 V
Input Voltage <sup>4, 4</sup>	–0.5 V to +5.5 V
Output Voltage Swing	$-0.5 \text{ V to V}_{\text{DDEXT}} + 0.5 \text{ V}$
Junction Temperature While Biased	+125°C
Storage Temperature Range	−65°C to +150°C

<sup>&</sup>lt;sup>1</sup> Parameter value applies also to V<sub>DDRTC</sub>.

Table 19. Maximum Duty Cycle for Input Transient Voltage<sup>1</sup>

V <sub>IN</sub> Min (V) <sup>2</sup>	V <sub>IN</sub> Max (V) <sup>2</sup>	Maximum Duty Cycle <sup>3</sup>
-0.50	+3.80	100%
-0.70	+4.00	40%
-0.80	+4.10	25%
-0.90	+4.20	15%
-1.00	+4.30	10%

<sup>&</sup>lt;sup>1</sup> Applies to all signal pins with the exception of CLKIN, XTAL, and VROUT1-0.

#### **ESD SENSITIVITY**



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### **PACKAGE INFORMATION**

The information presented in Figure 9 and Table 20 provides information about how to read the package brand and relate it to specific product features. For a complete listing of product offerings, see the Ordering Guide on Page 58.



Figure 9. Product Information on Package

Table 20. Package Brand Information

Brand Key	Field Description
t	Temperature Range
рр	Package Type
Z	RoHS Compliant Part
ccc	See Ordering Guide
vvvvv.x	Assembly Lot Code
n.n	Silicon Revision
#	RoHS Compliant Designation
yww	Date Code

<sup>&</sup>lt;sup>2</sup> Applies to 100% transient duty cycle. For other duty cycles, see Table 19.

 $<sup>^3</sup>$  Applies only when  $V_{\rm DDEXT}$  is within specifications. When  $V_{\rm DDEXT}$  is outside specifications, the range is  $V_{\rm DDEXT} \pm 0.2~V.$ 

<sup>&</sup>lt;sup>4</sup> Applies to pins designated as 5 V tolerant only.

<sup>&</sup>lt;sup>2</sup> The individual values cannot be combined for analysis of a single instance of overshoot or undershoot. The worst case observed value must fall within one of the voltages specified and the total duration of the overshoot or undershoot (exceeding the 100% case) must be less than or equal to the corresponding duty cycle.

<sup>&</sup>lt;sup>3</sup> Duty cycle refers to the percentage of time the signal exceeds the value for the 100% case. This is equivalent to the measured duration of a single instance of overshoot or undershoot as a percentage of the period of occurrence.

#### TIMING SPECIFICATIONS

Component specifications are subject to change with PCN notice.

#### **Clock and Reset Timing**

Table 21 and Figure 10 describe clock and reset operations. Per Absolute Maximum Ratings on Page 27, combinations of CLKIN and clock multipliers must not select core/peripheral clocks that exceed maximum operating conditions.

Table 21. Clock and Reset Timing

Parameter		Min	Max	Unit
Timing Requ	irements			
$f_{CKIN}$	CLKIN Frequency (Commercial/Industrial Models) 1,2,3,4	10	50	MHz
t <sub>CKINL</sub>	CLKIN Low Pulse <sup>1</sup>	8		ns
t <sub>CKINH</sub>	CLKIN High Pulse <sup>1</sup>	8		ns
t <sub>WRST</sub>	RESET Asserted Pulse Width Low <sup>5</sup>	$11 \times t_{CKIN}$		ns
t <sub>NOBOOT</sub>	RESET Deassertion to First External Access Delay <sup>6</sup>	$3 \times t_{CKIN}$	$5 \times t_{CKIN}$	ns

<sup>&</sup>lt;sup>1</sup> Applies to PLL bypass mode and PLL nonbypass mode.

<sup>&</sup>lt;sup>6</sup> Applies when processor is configured in No Boot Mode (BMODE2-0 = b#000).





Figure 10. Clock and Reset Timing

Table 22. Power-Up Reset Timing

Parameter		Min	Max	Unit
Timing Requ	RESET Deasserted after the V <sub>DDINT</sub> , V <sub>DDEXT</sub> , V <sub>DDRTC</sub> , and CLKIN Pins are Stable and Within Specification	3500 × t <sub>CKIN</sub>		ns



In Figure 11,  $V_{DD\_SUPPLIES}$  is  $V_{DDINT}$ ,  $V_{DDEXT}$ ,  $V_{DDRTC}$ 

Figure 11. Power-Up Reset Timing

<sup>&</sup>lt;sup>2</sup> Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed f<sub>VCO</sub>, f<sub>CCLK</sub>, and f<sub>SCLK</sub> settings discussed in Table 11 on Page 24 through Table 16 on Page 26.

 $<sup>^3</sup>$  The  $t_{CKIN}$  period (see Figure 10) equals  $1/f_{CKIN}$ .

 $<sup>^4</sup>$  If the DF bit in the PLL\_CTL register is set, the minimum  $f_{CKIN}$  specification is 24 MHz for commercial/industrial models.

<sup>&</sup>lt;sup>5</sup> Applies after power-up sequence is complete. See Table 22 and Figure 11 for power-up reset timing.

#### **Asynchronous Memory Read Cycle Timing**

Table 23 and Table 24 on Page 30 and Figure 12 and Figure 13 on Page 30 describe asynchronous memory read cycle operations for synchronous and for asynchronous ARDY.

Table 23. Asynchronous Memory Read Cycle Timing with Synchronous ARDY

Parameter		Min	Max	Unit
Timing Requ	uirements			
$t_{\text{SDAT}}$	DATA15-0 Setup Before CLKOUT	2.1		ns
$t_{\text{HDAT}}$	DATA15-0 Hold After CLKOUT	0.8		ns
$t_{SARDY}$	ARDY Setup Before the Falling Edge of CLKOUT	4.0		ns
$t_{HARDY}$	ARDY Hold After the Falling Edge of CLKOUT	0.0		ns
Switching C	haracteristics			
$t_{DO}$	Output Delay After CLKOUT <sup>1</sup>		6.0	ns
t <sub>HO</sub>	Output Hold After CLKOUT <sup>1</sup>	0.8		ns

 $<sup>^{1}</sup>$  Output pins include  $\overline{AMS3-0}$ ,  $\overline{ABE1-0}$ , ADDR19-1,  $\overline{AOE}$ ,  $\overline{ARE}$ .




Figure 12. Asynchronous Memory Read Cycle Timing with Synchronous ARDY

Table 24. Asynchronous Memory Read Cycle Timing with Asynchronous ARDY

Paramete	r	Min	Max	Unit
Timing Red	quirements			
$t_{\text{SDAT}}$	DATA15-0 Setup Before CLKOUT	2.1		ns
$t_{\text{HDAT}}$	DATA15-0 Hold After CLKOUT	0.8		ns
t <sub>DANR</sub>	ARDY Negated Delay from AMSx Asserted <sup>1</sup>		$(S + RA - 2) \times t_{SCLK}$	ns
$t_{HAA}$	ARDY Asserted Hold After ARE Negated	0.0		ns
Switching	Characteristics			
$t_{\text{DO}}$	Output Delay After CLKOUT <sup>2</sup>		6.0	ns
$t_{HO}$	Output Hold After CLKOUT <sup>2</sup>	0.8		ns

 $<sup>^{1}</sup>$ S = number of programmed setup cycles, RA = number of programmed read access cycles.

<sup>&</sup>lt;sup>2</sup> Output pins include  $\overline{AMS3-0}$ ,  $\overline{ABE1-0}$ , ADDR19-1,  $\overline{AOE}$ ,  $\overline{ARE}$ .




Figure 13. Asynchronous Memory Read Cycle Timing with Asynchronous ARDY

#### **Asynchronous Memory Write Cycle Timing**

Table 25 and Table 26 on Page 32 and Figure 14 and Figure 15 on Page 32 describe asynchronous memory write cycle operations for synchronous and for asynchronous ARDY.

Table 25. Asynchronous Memory Write Cycle Timing with Synchronous ARDY

Parameter		Min	Max	Unit
Timing Requ	irements			
$t_{SARDY}$	ARDY Setup Before the Falling Edge of CLKOUT	4.0		ns
t <sub>HARDY</sub>	ARDY Hold After the Falling Edge of CLKOUT	0.0		ns
Switching Co	haracteristics			
$t_{DDAT}$	DATA15-0 Disable After CLKOUT		6.0	ns
t <sub>ENDAT</sub>	DATA15-0 Enable After CLKOUT	1.0		ns
$t_{DO}$	Output Delay After CLKOUT <sup>1</sup>		6.0	ns
$t_{\text{HO}}$	Output Hold After CLKOUT <sup>1</sup>	0.8		ns

<sup>&</sup>lt;sup>1</sup>Output pins include AMS3-0, ABE1-0, ADDR19-1, DATA15-0, AOE, AWE.




Figure 14. Asynchronous Memory Write Cycle Timing with Synchronous ARDY

Table 26. Asynchronous Memory Write Cycle Timing with Asynchronous ARDY

Parameter		Min	Max	Unit
Timing Req	uirements			
$t_{DANW}$	ARDY Negated Delay from AMSx Asserted <sup>1</sup>		$(S + WA - 2) \times t_{SCLK}$	ns
$t_{HAA}$	ARDY Asserted Hold After ARE Negated	0.0		ns
Switching C	Characteristics			
$t_{DDAT}$	DATA15-0 Disable After CLKOUT		6.0	ns
t <sub>ENDAT</sub>	DATA15-0 Enable After CLKOUT	1.0		ns
$t_{\text{DO}}$	Output Delay After CLKOUT <sup>2</sup>		6.0	ns
$t_{HO}$	Output Hold After CLKOUT <sup>2</sup>	0.8		ns

 $<sup>^{1}</sup>$ S = number of programmed setup cycles, WA = number of programmed write access cycles.

<sup>&</sup>lt;sup>2</sup>Output pins include AMS3-0, ABE1-0, ADDR19-1, DATA15-0, AOE, AWE.





Figure 15. Asynchronous Memory Write Cycle Timing with Asynchronous ARDY

### **SDRAM Interface Timing**

**Table 27. SDRAM Interface Timing** 

Paramet	ter	Min	Max	Unit
Timing R	equirements			
$t_{\text{SSDAT}}$	DATA Setup Before CLKOUT	2.1		ns
t <sub>HSDAT</sub>	DATA Hold After CLKOUT	0.8		ns
Switching	g Characteristics			
t <sub>SCLK</sub>	CLKOUT Period	7.5		ns
t <sub>SCLKH</sub>	CLKOUT Width High	2.5		ns
t <sub>SCLKL</sub>	CLKOUT Width Low	2.5		ns
t <sub>DCAD</sub>	Command, ADDR, Data Delay After CLKOUT <sup>1</sup>		6.0	ns
t <sub>HCAD</sub>	Command, ADDR, Data Hold After CLKOUT <sup>1</sup>	0.8		ns
t <sub>DSDAT</sub>	Data Disable After CLKOUT		6.0	ns
t <sub>ENSDAT</sub>	Data Enable After CLKOUT	1.0		ns

 $<sup>^1</sup>$ Command pins include:  $\overline{SRAS}$ ,  $\overline{SCAS}$ ,  $\overline{SWE}$ , SDQM,  $\overline{SMS}$ , SA10, SCKE.



 ${\tt NOTE: COMMAND = \overline{SRAS}, \overline{SCAS}, \overline{SWE}, SDQM, \overline{SMS}, SA10, SCKE.}$ 

Figure 16. SDRAM Interface Timing

#### **External Port Bus Request and Grant Cycle Timing**

Table 28 and Table 29 on Page 35 and Figure 17 and Figure 18 on Page 35 describe external port bus request and grant cycle operations for synchronous and for asynchronous  $\overline{BR}$ .

Table 28. External Port Bus Request and Grant Cycle Timing with Synchronous BR

Paramete	r	Min	Max	Unit
Timing Red	uirements			
$t_{BS}$	BR Setup to Falling Edge of CLKOUT	4.6		ns
$t_{BH}$	Falling Edge of CLKOUT to BR Deasserted Hold Time	1.0		ns
Switching	Characteristics			
$t_{SD}$	CLKOUT Low to $\overline{AMSx}$ , Address, and $\overline{ARE}/\overline{AWE}$ Disable		4.5	ns
$t_SE$	CLKOUT Low to $\overline{\text{AMSx}}$ , Address, and $\overline{\text{ARE}}/\overline{\text{AWE}}$ Enable		4.5	ns
$t_{DBG}$	CLKOUT High to BG High Setup		4.0	ns
$t_{EBG}$	CLKOUT High to BG Deasserted Hold Time		4.0	ns
$t_{DBH}$	CLKOUT High to BGH High Setup		4.0	ns
t <sub>EBH</sub>	CLKOUT High to BGH Deasserted Hold Time		4.0	ns




Figure 17. External Port Bus Request and Grant Cycle Timing with Synchronous BR

Table 29. External Port Bus Request and Grant Cycle Timing with Asynchronous  $\overline{BR}$ 

Parameter		Min	Max	Unit		
Timing Requirement						
$t_{\text{WBR}}$	BR Pulse Width	$2 \times t_{SCLK}$		ns		
Switching (	Characteristics					
$t_{\text{SD}}$	CLKOUT Low to $\overline{AMSx}$ , Address, and $\overline{ARE}/\overline{AWE}$ Disable		4.5	ns		
$t_SE$	CLKOUT Low to $\overline{\text{AMSx}}$ , Address, and $\overline{\text{ARE}}/\overline{\text{AWE}}$ Enable		4.5	ns		
$t_{DBG}$	CLKOUT High to BG High Setup		3.6	ns		
$t_{EBG}$	CLKOUT High to $\overline{\mathrm{BG}}$ Deasserted Hold Time		3.6	ns		
$t_{DBH}$	CLKOUT High to BGH High Setup		3.6	ns		
$t_{EBH}$	CLKOUT High to BGH Deasserted Hold Time		3.6	ns		




Figure 18. External Port Bus Request and Grant Cycle Timing with Asynchronous BR

#### **Parallel Peripheral Interface Timing**

Table 30 and Figure 19, Figure 20, Figure 21, and Figure 22 describe parallel peripheral interface operations.

Table 30. Parallel Peripheral Interface Timing

Parameter		Min	Max	Unit		
Timing Requirements						
t <sub>PCLKW</sub>	PPI_CLK Width	6.0		ns		
$t_{PCLK}$	PPI_CLK Period <sup>1</sup>	15.0		ns		
t <sub>SFSPE</sub>	External Frame Sync Setup Before PPI_CLK	5.0		ns		
t <sub>HFSPE</sub>	External Frame Sync Hold After PPI_CLK	1.0		ns		
t <sub>SDRPE</sub>	Receive Data Setup Before PPI_CLK	2.0		ns		
t <sub>HDRPE</sub>	Receive Data Hold After PPI_CLK	4.0		ns		
Switching Ci	haracteristics—GP Output and Frame Capture Modes					
t <sub>DFSPE</sub>	Internal Frame Sync Delay After PPI_CLK		10.0	ns		
t <sub>HOFSPE</sub>	Internal Frame Sync Hold After PPI_CLK	0.0		ns		
$t_{\text{DDTPE}}$	Transmit Data Delay After PPI_CLK		10.0	ns		
t <sub>HDTPE</sub>	Transmit Data Hold After PPI_CLK	0.0		ns		

 $<sup>^{1}\,\</sup>mathrm{PPI\_CLK}$  frequency cannot exceed f\_{SCLK}/2.




Figure 19. PPI GP Rx Mode with Internal Frame Sync Timing




Figure 20. PPI GP Rx Mode with External Frame Sync Timing




Figure 21. PPI GP Tx Mode with External Frame Sync Timing




Figure 22. PPI GP Tx Mode with Internal Frame Sync Timing

#### **Serial Port Timing**

Table 31 through Table 34 on Page 41 and Figure 23 on Page 39 through Figure 26 on Page 41 describe serial port operations.

Table 31. Serial Ports—External Clock

Parameter		Min	Max	Unit
Timing Requ	irements			
t <sub>SFSE</sub>	TFSx/RFSx Setup Before TSCLKx/RSCLKx (Externally Generated TFSx/RFSx) <sup>1</sup>	3.0		ns
$t_{\text{HFSE}}$	TFSx/RFSx Hold After TSCLKx/RSCLKx (Externally Generated TFSx/RFSx) <sup>1</sup>	3.0		ns
$t_{\text{SDRE}}$	Receive Data Setup Before RSCLKx <sup>1</sup>	3.0		ns
$t_{\text{HDRE}}$	Receive Data Hold After RSCLKx <sup>1</sup>	3.0		ns
t <sub>SCLKEW</sub>	TSCLKx/RSCLKx Width	4.5		ns
t <sub>SCLKE</sub>	TSCLKx/RSCLKx Period	15.0		ns
t <sub>SUDTE</sub>	Start-Up Delay From SPORT Enable To First External TFSx <sup>2</sup>	$4.0 \times t_{SCLH}$	Œ	ns
t <sub>SUDRE</sub>	Start-Up Delay From SPORT Enable To First External RFSx <sup>2</sup>	$4.0 \times t_{SCLH}$	Œ	ns
Switching Cl	naracteristics			
t <sub>DFSE</sub>	TFSx/RFSx Delay After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) <sup>3</sup>		10.0	ns
t <sub>HOFSE</sub>	TFSx/RFSx Hold After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) <sup>3</sup>	0.0		ns
t <sub>DDTE</sub>	Transmit Data Delay After TSCLKx <sup>3</sup>		10.0	ns
$t_{\text{HDTE}}$	Transmit Data Hold After TSCLKx <sup>3</sup>	0.0		ns

 $<sup>^{\</sup>rm 1}\,\mathrm{Referenced}$  to sample edge.

Table 32. Serial Ports—Internal Clock

Parameter		Min	Max	Unit
Timing Requ	uirements			
t <sub>SFSI</sub>	TFSx/RFSx Setup Before TSCLKx/RSCLKx (Externally Generated TFSx/RFSx) <sup>1</sup>	9.0		ns
t <sub>HFSI</sub>	TFSx/RFSx Hold After TSCLKx/RSCLKx (Externally Generated TFSx/RFSx) <sup>1</sup>	-1.5		ns
t <sub>SDRI</sub>	Receive Data Setup Before RSCLKx <sup>1</sup>	9.0		ns
t <sub>HDRI</sub>	Receive Data Hold After RSCLKx <sup>1</sup>	-1.5		ns
Switching C	haracteristics			
t <sub>DFSI</sub>	TFSx/RFSx Delay After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) <sup>2</sup>		3.5	ns
t <sub>HOFSI</sub>	TFSx/RFSx Hold After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) <sup>2</sup>	-1.0		ns
t <sub>DDTI</sub>	Transmit Data Delay After TSCLKx <sup>2</sup>		3.0	ns
t <sub>HDTI</sub>	Transmit Data Hold After TSCLKx <sup>2</sup>	-2.0		ns
t <sub>SCLKIW</sub>	TSCLKx/RSCLKx Width	4.5		ns

<sup>&</sup>lt;sup>1</sup> Referenced to sample edge.

<sup>&</sup>lt;sup>2</sup> Verified in design but untested. After being enabled, the serial port requires external clock pulses—before the first external frame sync edge—to initialize the serial port.

<sup>&</sup>lt;sup>3</sup> Referenced to drive edge.

 $<sup>^2</sup>$  Referenced to drive edge.




Figure 23. Serial Ports




Figure 24. Serial Port Start Up with External Clock and Frame Sync

Table 33. Serial Ports—Enable and Three-State

Parameter		Min	Max	Unit
Switching C	haracteristics			
t <sub>DTENE</sub>	Data Enable Delay from External TSCLKx <sup>1</sup>	0		ns
t <sub>DDTTE</sub>	Data Disable Delay from External TSCLKx <sup>1,2,3</sup>		10	ns
t <sub>DTENI</sub>	Data Enable Delay from Internal TSCLKx <sup>1</sup>	-2		ns
t <sub>DDTTI</sub>	Data Disable Delay from Internal TSCLKx1, 2, 3		3	ns

<sup>&</sup>lt;sup>1</sup>Referenced to drive edge.




Figure 25. Serial Ports—Enable and Three-State

<sup>&</sup>lt;sup>2</sup> Applicable to multichannel mode only. <sup>3</sup> TSCLKx is tied to RSCLKx.

Table 34. External Late Frame Sync

Parameter		Min	Max	Unit
Switching Cha	aracteristics			
t <sub>DDTLFSE</sub>	Data Delay from Late External TFSx or External RFSx in multichannel mode, MFD = $0^{1,2}$		10.0	ns
t <sub>DTENLFS</sub>	Data Enable from Late FS or multichannel mode, $MFD = 0^{1,2}$	0		ns

 $<sup>^1\,\</sup>text{In}$  multichannel mode, TFSx enable and TFSx valid follow  $t_{\text{DTENLFS}}$  and  $t_{\text{DDTLFSE}}.$ 

 $<sup>^2</sup> If \ external \ RFSx/TFSx \ setup \ to \ RSCLKx/TSCLKx > t_{SCLKE}/2, \ then \ t_{DDTTE/I} \ and \ t_{DTENE/I} \ apply; \ otherwise \ t_{DDTLFSE} \ and \ t_{DTENLFS} \ apply.$ 




Figure 26. External Late Frame Sync

#### Serial Peripheral Interface Ports—Master Timing

Table 35 and Figure 27 describe SPI ports master operations.

Table 35. Serial Peripheral Interface (SPI) Ports—Master Timing

Parameter		Min Max	Unit
Timing Requ	irements		
t <sub>SSPIDM</sub>	Data Input Valid to SCKx Edge (Data Input Setup)	9.0	ns
t <sub>HSPIDM</sub>	SCKx Sampling Edge to Data Input Invalid	-1.5	ns
Switching Ch	aracteristics		
$t_{\text{SDSCIM}}$	SPIxSELy Low to First SCKx edge	$2 \times t_{SCLK} - 1.5$	ns
t <sub>SPICHM</sub>	Serial Clock High Period	$2 \times t_{SCLK} - 1.5$	ns
t <sub>SPICLM</sub>	Serial Clock Low Period	$2 \times t_{SCLK} - 1.5$	ns
t <sub>SPICLK</sub>	Serial Clock Period	$4 \times t_{SCLK} - 1.5$	ns
$t_{\text{HDSM}}$	Last SCKx Edge to SPIxSELy High	$2 \times t_{SCLK} - 1.5$	ns
$t_{\text{SPITDM}}$	Sequential Transfer Delay	$2 \times t_{SCLK} - 1.5$	ns
t <sub>DDSPIDM</sub>	SCKx Edge to Data Out Valid (Data Out Delay)	5	ns
t <sub>HDSPIDM</sub>	SCKx Edge to Data Out Invalid (Data Out Hold)	-1.0	ns




Figure 27. Serial Peripheral Interface (SPI) Ports—Master Timing

#### Serial Peripheral Interface Ports—Slave Timing

Table 36 and Figure 28 describe SPI ports slave operations.

Table 36. Serial Peripheral Interface (SPI) Ports—Slave Timing

Parameter		Min	Max	Unit
Timing Requ	irements			
t <sub>SPICHS</sub>	Serial Clock High Period	$2 \times t_{SCLK}$ –	1.5	ns
$t_{\text{SPICLS}}$	Serial Clock Low Period	$2 \times t_{SCLK}$ –	1.5	ns
t <sub>SPICLK</sub>	Serial Clock Period	$4 \times t_{SCLK}$		ns
$t_{HDS}$	Last SCKx Edge to SPIxSS Not Asserted	$2 \times t_{SCLK}$ –	1.5	ns
$t_{\text{SPITDS}}$	Sequential Transfer Delay	$2 \times t_{SCLK}$ –	1.5	ns
t <sub>SDSCI</sub>	SPIxSS Assertion to First SCKx Edge	$2 \times t_{SCLK}$ –	1.5	ns
t <sub>SSPID</sub>	Data Input Valid to SCKx Edge (Data Input Setup)	2.0		ns
$t_{HSPID}$	SCKx Sampling Edge to Data Input Invalid	2.0		ns
Switching Cl	naracteristics			
$t_{DSOE}$	SPIxSS Assertion to Data Out Active	0	8	ns
t <sub>DSDHI</sub>	SPIxSS Deassertion to Data High impedance	0	8	ns
t <sub>DDSPID</sub>	SCKx Edge to Data Out Valid (Data Out Delay)		10	ns
t <sub>HDSPID</sub>	SCKx Edge to Data Out Invalid (Data Out Hold)	0		ns




Figure 28. Serial Peripheral Interface (SPI) Ports—Slave Timing

#### **General-Purpose Port Timing**

Table 37 and Figure 29 describe general-purpose operations.

#### Table 37. General-Purpose Port Timing

Parameter		Min	Max	Unit
Timing Requirem	ent			
t <sub>WFI</sub>	GP Port Pin Input Pulse Width	t <sub>SCLK</sub> + 1		ns
Switching Chara	cteristic			
$t_{GPOD}$	GP Port Pin Output Delay from CLKOUT Low		6	ns




Figure 29. General-Purpose Port Cycle Timing

#### **Timer Clock Timing**

Table 38 and Figure 30 describe timer clock timing.

**Table 38. Timer Clock Timing** 

Paramete	r	Min	Max	Unit
Switching	Characteristic			
t <sub>TODP</sub>	Timer Output Update Delay After PPI_CLK High		12	ns




Figure 30. Timer Clock Timing

#### **Timer Cycle Timing**

Table 39 and Figure 31 describe timer expired operations. The input signal is asynchronous in "width capture mode" and "external clock mode" and has an absolute maximum input frequency of ( $f_{SCLK}/2$ ) MHz.

Table 39. Timer Cycle Timing

Parameter	r	Min	Max	Unit
Timing Cha	racteristics			
$t_WL$	Timer Pulse Width Input Low <sup>1</sup>	1×t <sub>SCLK</sub>		ns
$t_WH$	Timer Pulse Width Input High <sup>1</sup>	1×t <sub>SCLK</sub>		ns
$t_{TIS}$	Timer Input Setup Time Before CLKOUT Low <sup>2</sup>	6.5		ns
t <sub>TIH</sub>	Timer Input Hold Time After CLKOUT Low <sup>2</sup>	-1		ns
Switching C	Characteristics			
$t_{\text{HTO}}$	Timer Pulse Width Output	1×t <sub>SCLK</sub>	$(2^{32}-1)\times t_{SCLK}$	ns
$t_{TOD}$	Timer Output Delay After CLKOUT High		6	ns

<sup>&</sup>lt;sup>1</sup>The minimum pulse widths apply for TMRx signals in width capture and external clock modes.

<sup>&</sup>lt;sup>2</sup>Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize timer flag inputs.




Figure 31. Timer Cycle Timing

### Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing

For information on the UART port receive and transmit operations, see the *ADSP-BF538 Blackfin Processor Hardware Reference*.

#### **JTAG Test and Emulation Port Timing**

Table 40 and Figure 32 describe JTAG port operations.

**Table 40. JTAG Port Timing** 

Parameter		Min	Max	Unit
Timing Requ	uirements			
$t_{TCK}$	TCK Period	20		ns
t <sub>STAP</sub>	TDI, TMS Setup Before TCK High	4		ns
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High	4		ns
t <sub>SSYS</sub>	System Inputs Setup Before TCK High <sup>1</sup>	4		ns
t <sub>HSYS</sub>	System Inputs Hold After TCK High <sup>1</sup>	6		ns
t <sub>TRSTW</sub>	TRST Pulse Width <sup>2</sup> (Measured in TCK Cycles)	4		TCK
Switching C	haracteristics			
$t_{DTDO}$	TDO Delay from TCK Low		10	ns
t <sub>DSYS</sub>	System Outputs Delay After TCK Low <sup>3,4</sup>	0	12	ns

<sup>&</sup>lt;sup>1</sup> System Inputs=ARDY, BMODE1-0,  $\overline{BR}$ , DATA15-0, DR0PRI, DR0SEC,  $\overline{NMI}$ , PF15-0, PPI\_CLK, PPI3-0, SCL1-0, SDA1-0, SCK2-0, MISO2-0, MOSI2-0,  $\overline{SPI1SE}$ , SPI3SELI, SPI2SS, SPI2SELI, RX2-0, TX2-1, DT2PRI, DT2SEC, DR2PRI, DR2SEC, DT3PRI, DT3SEC, TSCLK3-0, DR3PRI, DR3SEC, RSCLK3-0, RFS3-0, TFS3-0, CANTX, CANRX, RESET, PC9-4,  $\overline{GPW}$ , and TMR2-0.

 $<sup>^4\,\</sup>mathrm{System}$  open-drain outputs: CANRX (when configured as PC1) and PC4.




Figure 32. JTAG Port Timing

<sup>&</sup>lt;sup>2</sup> 50 MHz maximum

<sup>&</sup>lt;sup>3</sup> System Outputs =  $\overline{AMS}$ ,  $\overline{AOE}$ ,  $\overline{ARE}$ ,  $\overline{AWE}$ ,  $\overline{ABE}$ ,  $\overline{BG}$ , DATA15-0, PF15-0, PC9-5, PPI3-0,  $\overline{SP11SS}$ ,  $\overline{SP11SE1}$ , SCK2-0, MISO2-0, MOSI2-0,  $\overline{SP12SS}$ ,  $\overline{SP12SEL1}$ , RX2-1, TX2-0, DT2PRI, DT2SEC, DR2PRI, DT3SEC, DR3PRI, DR3SEC, RSCLK3-0, RFS3-0, TSCLK3-0, TFS3-0, CANTX, CLKOUT, SA10,  $\overline{SCAS}$ , SCKE,  $\overline{SMS}$ ,  $\overline{SRAS}$ ,  $\overline{SWE}$ , and TMR2-0.

#### **OUTPUT DRIVE CURRENTS**

Figure 33 through Figure 40 on Page 48 show typical current-voltage characteristics for the output drivers of the ADSP-BF538/ADSP-BF538F processors. The curves represent the current drive capability of the output drivers as a function of output voltage.




Figure 33. Drive Current A (Low V<sub>DDEXT</sub>)




Figure 34. Drive Current A (High  $V_{DDEXT}$ )




Figure 35. Drive Current B (Low  $V_{\text{DDEXT}}$ )




Figure 36. Drive Current B (High V<sub>DDEXT</sub>)




Figure 37. Drive Current C (Low  $V_{DDEXT}$ )




Figure 38. Drive Current C (High  $V_{DDEXT}$ )




Figure 39. Drive Current D (Low  $V_{DDEXT}$ )




Figure 40. Drive Current D (High  $V_{DDEXT}$ )




Figure 41. Drive Current E (Low V<sub>DDEXT</sub>)




Figure 42. Drive Current E (High  $V_{DDEXT}$ )

#### **TEST CONDITIONS**

All timing parameters appearing in this data sheet were measured under the conditions described in this section. Figure 43 shows the measurement point for ac measurements (except output enable/disable). The measurement point  $V_{\text{MEAS}}$  is 1.5 V for  $V_{\text{DDEXT}}$  (nominal) = 3.0 V/3.3 V.



Figure 43. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

#### **Output Enable Time Measurement**

Output pins are considered to be enabled when they have made a transition from a high impedance state to the point when they start driving.

The output enable time  $t_{\rm ENA}$  is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving as shown on the right side of Figure 44, "Output Enable/Disable," on page 49.

The time  $t_{ENA\_MEASURED}$  is the interval from when the reference signal switches to when the output voltage reaches  $V_{TRIP}(high)$  or  $V_{TRIP}(low)$ .  $V_{TRIP}(high)$  is 2.0 V and  $V_{TRIP}(low)$  is 1.0 V for  $V_{DDEXT}$  (nominal) = 3.0 V/3.3 V. Time  $t_{TRIP}$  is the interval from when the output starts driving to when the output reaches the  $V_{TRIP}(high)$  or  $V_{TRIP}(low)$  trip voltage.

Time  $t_{ENA}$  is calculated as shown in the equation:

$$t_{ENA} = t_{ENA\ MEASURED} - t_{TRIP}$$

If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

#### **Output Disable Time Measurement**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The output disable time  $t_{DIS}$  is the difference between  $t_{DIS\_MEASURED}$  and  $t_{DECAY}$  as shown on the left side of Figure 44.

$$t_{DIS} = t_{DIS\_MEASURED} - t_{DECAY}$$

The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load  $C_L$  and the load current  $I_L$ . This decay time can be approximated by the equation:

$$t_{DECAY} = (C_L \Delta V)/I_L$$

The time  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V for  $V_{DDEXT}$  (nominal) = 3.0 V/3.3 V.

The time  $t_{DIS\_MEASURED}$  is the interval from when the reference signal switches, to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.




Figure 44. Output Enable/Disable


#### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{\rm DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-BF538/ADSP-BF538F processor's output voltage and the input threshold for the device requiring the hold time.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{\rm DECAY}$  plus the various output disable times as specified in the Timing Specifications on Page 28 (for example,  $t_{\rm DSDAT}$  for an SDRAM write cycle as shown in Table 27 on Page 33).

#### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see Figure 45).  $V_{\rm LOAD}$  is 1.5 V for  $V_{\rm DDEXT}$  (nominal) = 3.0 V/3.3 V. Figure 46 through Figure 55 on Page 52 show how output rise and fall times vary with capacitance. The delay and hold specifications given should be derated by a factor derived from these figures. The graphs in these figures may not be linear outside the ranges shown.

#### **TESTER PIN ELECTRONICS**



#### NOTES:

THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFELECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.

Figure 45. Equivalent Device Loading for AC Measurements (Includes All Fixtures)




Figure 46. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver A at  $V_{DDEXT} = 2.7 V$  (Min)




Figure 47. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver A at  $V_{DDEXT} = 3.6 V$  (Max)




Figure 48. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver B at  $V_{DDEXT} = 2.7 V$  (Min)




Figure 49. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver B at  $V_{\rm DDEXT}=3.6~V~({\rm Max})$ 




Figure 50. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver C at  $V_{DDEXT} = 2.7 V$  (Min)




Figure 51. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver C at  $V_{DDEXT}=3.6\,V$  (Max)




Figure 52. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver D at  $V_{DDEXT} = 2.7 V$  (Min)




Figure 53. Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance for Driver D at  $V_{DDEXT} = 3.6 V$  (Max)




Figure 54. Typical Fall Time (10% to 90%) vs. Load Capacitance for Driver E at  $V_{\rm DDEXT} = 2.7 \, V$  (Min)




Figure 55. Typical Fall Time (10% to 90%) vs. Load Capacitance for Driver E at  $V_{\rm DDEXT}$  = 3.6 V (Max)

#### THERMAL CHARACTERISTICS

To determine the junction temperature on the application printed circuit board use

$$T_I = T_{CASE} + (\Psi_{IT} \times P_D)$$

where:

 $T_I$  = junction temperature (°C)

 $T_{CASE}$  = case temperature (°C) measured by customer at top center of package.

 $\Psi_{IT}$  = from Table 41 or Table 42

 $P_D$  = power dissipation (see Electrical Characteristics on Page 25 for the method to calculate  $P_D$ )

Values of  $\theta_{JA}$  are provided for package comparison and printed circuit board design considerations.  $\theta_{JA}$  can be used for a first order approximation of  $T_J$  by the equation

$$T_I = T_A + (\theta_{IA} \times P_D)$$

where:

 $T_A$  = ambient temperature (°C)

Values of  $\theta_{JC}$  are provided for package comparison and printed circuit board design considerations when an external heatsink is required.

Values of  $\theta_{JB}$  are provided for package comparison and printed circuit board design considerations.

In Table 41 and Table 42, airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6, and the junction-to-board measurement complies with JESD51-8. The junction-to-case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 2S2P JEDEC test board.

Table 41. Thermal Characteristics BC-316-2 without Flash

Parameter	Condition	Typical	Unit
$\theta_{JA}$	0 Linear m/s Airflow	25.4	°C/W
$\theta_{\text{JMA}}$	1 Linear m/s Airflow	22.8	°C/W
$\theta_{\text{JMA}}$	2 Linear m/s Airflow	22.0	°C/W
$\theta_{\text{JC}}$		6.7	°C/W
$\Psi_{ extsf{JT}}$	0 Linear m/s Airflow	0.18	°C/W
$\Psi_{ extsf{JT}}$	1 Linear m/s Airflow	0.38	°C/W
$\Psi_{ extsf{JT}}$	2 Linear m/s Airflow	0.40	°C/W

Table 42. Thermal Characteristics BC-316-2 with Flash

Parameter	Condition	Typical	Unit
$\theta_{JA}$	0 Linear m/s Airflow	24.3	°C/W
$\theta_{JMA}$	1 Linear m/s Airflow	21.8	°C/W
$\theta_{JMA}$	2 Linear m/s Airflow	21.0	°C/W
$\theta_{\text{JC}}$		6.3	°C/W
$\Psi_{ extsf{JT}}$	0 Linear m/s Airflow	0.17	°C/W
$\Psi_{ extsf{JT}}$	1 Linear m/s Airflow	0.36	°C/W
$\Psi_{ extsf{JT}}$	2 Linear m/s Airflow	0.38	°C/W

### 316-BALL CSP\_BGA BALL ASSIGNMENT

Table 43 on Page 55 lists the CSP\_BGA ball assignment by ball number. Table 44 on Page 56 lists the CSP\_BGA ball assignment by signal.




Figure 56. 316-Ball CSP\_BGA Ball Assignment (Top View)




Figure 57. 316-Ball CSP BGA Ball Assignment (Bottom View)

Table 43. 316-Ball CSP\_BGA Ball Assignment (Numerically by Ball Number)


Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
A1	GND	C7	SPI2SEL1	F8	GND	J12	GND	M19	ABE0	T3	GND	W1	TCK
A2	PF10	C8	SPI2SS	F9	GND	J13	GND	M20	ABE1	T7	$V_{\text{DDEXT}}$	W2	GND
A3	PF11	C9	MOSI2	F10	GND	J14	GND	N1	TFS0	T8	$V_{\text{DDEXT}}$	W3	DATA15
A4	PPI_CLK	C10	MISO2	F11	GND	J18	AMS0	N2	DR0PRI	T9	$V_{\text{DDEXT}}$	W4	DATA13
A5	PPI0	C11	SCK2	F12	GND	J19	AMS2	N3	GND	T10	$V_{\text{DDEXT}}$	W5	DATA11
A6	PPI2	C12	$V_{\text{DDINT}}$	F13	GND	J20	SA10	N7	$V_{\text{DDEXT}}$	T11	$V_{\text{DDEXT}}$	W6	DATA9
A7	PF15	C13	SPI1SEL1	F14	GND	K1	RFS1	N8	GND	T12	$V_{\text{DDINT}}$	W7	DATA7
A8	PF13	C14	MISO1	F18	DT3PRI	K2	TMR2	N9	GND	T13	$V_{\text{DDINT}}$	W8	DATA5
A9	$V_{DDRTC}$	C15	SPI1SS	F19	PC4	K3	$V_{\text{DDEXT}}$	N10	GND	T14	$V_{\text{DDINT}}$	W9	DATA3
A10	RTXO	C16	MOSI1	F20	PC8	K7	GND	N11	GND	T18	RFS3	W10	DATA1
A11	RTXI	C17	SCK1	G1	SCK0	K8	GND	N12	GND	T19	ADDR7	W11	RSCLK2
A12	GND	C18	GND	G2	MOSI0	K9	GND	N13	GND	T20	ADDR8	W12	DR2PRI
A13	CLKIN	C19	PC6	G3	DT0SEC	K10	GND	N14	$V_{\text{DDINT}}$	U1	TRST	W13	DT2PRI
A14	XTAL	C20	SCKE	G7	GND	K11	GND	N18	DT3SEC	U2	TMS	W14	RX2
A15	GND	D1	PF4	G8	GND	K12	GND	N19	ADDR1	U3	GND	W15	TX2
A16	NC	D2	PF5	G9	GND	K13	GND	N20	ADDR2	U7	$V_{\text{DDEXT}}$	W16	ADDR18
A17	GND	D3	DT1SEC	G10	GND	K14	GND	P1	TSCLK0	U8	$V_{\text{DDEXT}}$	W17	ADDR15
A18	GPW	D7	GND	G11	GND	K18	AMS3	P2	RFS0	U9	$V_{\text{DDEXT}}$	W18	ADDR13
A19	VROUT1	D8	GND	G12	GND	K19	AMS1	P3	GND	U10	$V_{\text{DDEXT}}$	W19	GND
A20	GND	D9	GND	G13	GND	K20	AOE	P7	$V_{\text{DDEXT}}$	U11	$V_{\text{DDEXT}}$	W20	ADDR14
B1	PF8	D10	GND	G14	GND	L1	RSCLK1	P8	GND	U12	$V_{\text{DDINT}}$	Y1	GND
B2	GND	D11	GND	G18	BR	L2	TMR1	P9	GND	U13	$V_{\text{DDINT}}$	Y2	TDO
B3	PF9	D12	GND	G19	CLKOUT	L3	GND	P10	GND	U14	$V_{DDINT}$	Y3	DATA14
B4	PF3	D13	GND	G20	SRAS	L7	GND	P11	GND	U18	RSCLK3	Y4	DATA12
B5	PPI1	D14	GND	H1	DT1PRI	L8	GND	P12	GND	U19	ADDR9	Y5	DATA10
B6	PPI3	D18	GND	H2	TSCLK1	L9	GND	P13	GND	U20	ADDR10	Y6	DATA8
В7	PF14	D19	PC7	H3	DR1SEC	L10	GND	P14	$V_{DDINT}$	V1	TDI	Y7	DATA6
B8	PF12	D20	SMS	H7	GND	L11	GND	P18	DR3SEC	V2	GND	Y8	DATA4
B9	SCL0	E1	PF1	H8	GND	L12	GND	P19	ADDR3	V3	GND	Y9	DATA2
B10	SDA0	E2	PF2	H9	GND	L13	GND	P20	ADDR4	V4	BMODE1	Y10	DATA0
B11	CANRX	E3	GND	H10	GND	L14	GND	R1	TX0	V5	BMODE0	Y11	RFS2
B12	CANTX	E7	GND	H11	GND	L18	TSCLK3	R2	RSCLK0	V6	GND	Y12	TSCLK2
B13	NMI	E8	GND	H12	GND	L19	ARE	R3	GND	V7	$V_{DDEXT}$	Y13	TFS2
B14	RESET	E9	GND	H13	GND	L20	AWE	R7	$V_{DDEXT}$	V8	$V_{DDEXT}$	Y14	FRESET
B15	$V_{DDEXT}$	E10	GND	H14	GND	M1	DT0PRI	R8	GND	V9	$V_{DDEXT}$	Y15	SCL1
B16	GND	E11	GND	H18	FCE	M2	TMR0	R9	GND	V10	$V_{DDEXT}$	Y16	SDA1
B17	PC9	E12	GND	H19	SCAS	M3	GND	R10	GND	V11	$V_{DDEXT}$	Y17	ADDR19
B18	GND	E13	GND	H20	SWE	M7	$V_{DDEXT}$	R11	GND	V12	$V_{DDINT}$	Y18	ADDR17
B19	GND	E14	GND	J1	TFS1	M8	GND	R12	GND	V13	DR2SEC	Y19	ADDR16
B20	VROUT0	E18	GND	J2	DR1PRI	M9	GND	R13	GND	V14	BG	Y20	GND
C1	PF6	E19	PC5	J3	DROSEC	M10	GND	R14	$V_{DDINT}$	V15	BGH		
C2	PF7	E20	ARDY	J7	GND	M11	GND	R18	DR3PRI	V16	DT2SEC		
C3	GND	F1	PF0	18	GND	M12	GND	R19	ADDR5	V17	GND		
C4	GND	F2	MISO0	J9	GND	M13	GND	R20	ADDR6	V18	GND		
C5	RX1	F3	GND	J10	GND	M14	$V_{\text{DDINT}}$	T1	RX0	V19	ADDR11		
C6	TX1	F7	GND	J11	GND	M18	TFS3	T2	EMU	V20	ADDR12		

Table 44. 316-Ball CSP\_BGA Ball Assignment (Alphabetically by Signal)

Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.						
ABE0	M19	DATA8	Y6	GND	D14	GND	K8	GND	V2	RFS0	P2	TX0	R1
ABE1	M20	DATA9	W6	GND	D18	GND	K9	GND	V3	RFS1	K1	TX1	C6
ADDR1	N19	DATA10	Y5	GND	E3	GND	K10	GND	V6	RFS2	Y11	TX2	W15
ADDR2	N20	DATA11	W5	GND	E7	GND	K11	GND	V17	RFS3	T18	$V_{DDEXT}$	K3
ADDR3	P19	DATA12	Y4	GND	E8	GND	K12	GND	V18	RSCLK0	R2	$V_{DDEXT}$	B15
ADDR4	P20	DATA13	W4	GND	E9	GND	K13	GND	W2	RSCLK1	L1	$V_{DDEXT}$	T8
ADDR5	R19	DATA14	Y3	GND	F8	GND	L13	GND	W19	RSCLK2	W11	$V_{DDEXT}$	T9
ADDR6	R20	DATA15	W3	GND	F9	GND	L14	GND	Y1	RSCLK3	U18	$V_{DDEXT}$	T10
ADDR7	T19	DR0PRI	N2	GND	F10	GND	M3	GND	Y20	RTXI	A11	$V_{DDEXT}$	T11
ADDR8	T20	DROSEC	J3	GND	F11	GND	M8	GPW	A18	RTXO	A10	$V_{DDEXT}$	U7
ADDR9	U19	DR1PRI	J2	GND	F12	GND	M9	MISO0	F2	RX0	T1	$V_{DDEXT}$	U8
ADDR10	U20	DR1SEC	H3	GND	F13	GND	M10	MISO1	C14	RX1	C5	$V_{DDEXT}$	U9
ADDR11	V19	DR2PRI	W12	GND	F14	GND	M11	MISO2	C10	RX2	W14	$V_{DDEXT}$	U10
ADDR12	V20	DR2SEC	V13	GND	G7	GND	M12	MOSI0	G2	SA10	J20	$V_{DDEXT}$	U11
ADDR13	W18	DR3PRI	R18	GND	G8	GND	M13	MOSI1	C16	SCAS	H19	$V_{DDEXT}$	V7
ADDR14	W20	DR3SEC	P18	GND	G9	GND	N3	MOSI2	C9	SCK0	G1	$V_{DDEXT}$	M7
ADDR15	W17	DT0PRI	M1	GND	E10	GND	K14	NC	A16	SCK1	C17	$V_{DDEXT}$	N7
ADDR16	Y19	DT0SEC	G3	GND	E11	GND	L3	NMI	B13	SCK2	C11	$V_{DDEXT}$	P7
ADDR17	Y18	DT1PRI	H1	GND	E12	GND	L7	PC4	F19	SCKE	C20	$V_{DDEXT}$	R7
ADDR18	W16	DT1SEC	D3	GND	E13	GND	L8	PC5	E19	SCL0	B9	$V_{DDEXT}$	T7
ADDR19	Y17	DT2PRI	W13	GND	E14	GND	L9	PC6	C19	SCL1	Y15	$V_{DDEXT}$	V8
AMS0	J18	DT2SEC	V16	GND	E18	GND	L10	PC7	D19	SDA0	B10	$V_{DDEXT}$	V9
AMS1	K19	DT3PRI	F18	GND	F3	GND	L11	PC8	F20	SDA1	Y16	$V_{\text{DDEXT}}$	V10
AMS2	J19	DT3SEC	N18	GND	F7	GND	L12	PC9	B17	SMS	D20	$V_{DDEXT}$	V11
AMS3	K18	EMU	T2	GND	G10	GND	N8	PF0	F1	SPI1SEL1	C13	$V_{DDINT}$	C12
AOE	K20	FCE	H18	GND	G11	GND	N9	PF1	E1	SPI1SS	C15	$V_{DDINT}$	M14
ARDY	E20	FRESET	Y14	GND	G12	GND	N10	PF2	E2	SPI2SEL1	C7	$V_{DDINT}$	N14
ARE	L19	GND	A1	GND	G13	GND	N11	PF3	B4	SPI2SS	C8	$V_{DDINT}$	P14
AWE	L20	GND	A12	GND	G14	GND	N12	PF4	D1	SRAS	G20	$V_{DDINT}$	R14
BG	V14	GND	A15	GND	H7	GND	N13	PF5	D2	SWE	H20	$V_{DDINT}$	T12
BGH	V15	GND	A17	GND	H8	GND	P3	PF6	C1	TCK	W1	$V_{DDINT}$	T13
BMODE0	V5	GND	A20	GND	H9	GND	P8	PF7	C2	TDI	V1	$V_{DDINT}$	T14
BMODE1	V4	GND	B16	GND	H10	GND	P9	PF8	B1	TDO	Y2	$V_{DDINT}$	U12
BR	G18	GND	B18	GND	H11	GND	P10	PF9	B3	TFS0	N1	$V_{DDINT}$	U13
CANRX	B11	GND	B19	GND	H12	GND	P11	PF10	A2	TFS1	J1	$V_{DDINT}$	U14
CANTX	B12	GND	B2	GND	H13	GND	P12	PF11	A3	TFS2	Y13	$V_{DDINT}$	V12
CLKIN	A13	GND	C18	GND	H14	GND	P13	PF12	B8	TFS3	M18	$V_{DDRTC}$	A9
CLKOUT	G19	GND	C3	GND	J7	GND	R3	PF13	A8	TMR0	M2	VROUT0	B20
DATA0	Y10	GND	C4	GND	J8	GND	R8	PF14	B7	TMR1	L2	VROUT1	A19
DATA1	W10	GND	D7	GND	J9	GND	R9	PF15	A7	TMR2	K2	XTAL	A14
DATA2	Y9	GND	D8	GND	J10	GND	R10	PPI_CLK	. A4	TMS	U2		
DATA3	W9	GND	D9	GND	J11	GND	R11	PPI0	A5	TRST	U1		
DATA4	Y8	GND	D10	GND	J12	GND	R12	PPI1	B5	TSCLK0	P1		
DATA5	W8	GND	D11	GND	J13	GND	R13	PPI2	A6	TSCLK1	H2		
DATA6	Y7	GND	D12	GND	J14	GND	T3	PPI3	B6	TSCLK2	Y12		
DATA7	W7	GND	D13	GND	K7	GND	U3	RESET	B14	TSCLK3	L18		

### **OUTLINE DIMENSIONS**

Dimensions in the outline dimensions figures are shown in millimeters.



COMPLIANT TO JEDEC STANDARDS MO-275-MMAB-1. WITH EXCEPTION TO BALL DIAMETER.

Figure 58. 316-Ball Chip Scale Package Ball Grid Array [CSP\_BGA] (BC-316-2) Dimensions shown in millimeters

#### **SURFACE-MOUNT DESIGN**

Table 45 is provided as an aid to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

Table 45. BGA Data for Use with Surface-Mount Design

Package	Package Ball Attach Type	Package Solder Mask Opening	Package Ball Pad Size
316-Ball CSP_BGA (BC-316-2)	Solder Mask Defined	0.40 mm diameter	0.50 mm diameter

#### **ORDERING GUIDE**

Model <sup>1</sup>		Instruction Rate (Max)	Flash Memory	Operating Voltage (Nominal)	Package Description	Package Option
ADSP-BF538BBCZ-4A	-40°C to +85°C	400 MHz	N/A	1.2 V internal, 2.5 V or 3.3 V I/O	316-Ball CSP_BGA	BC-316-2
ADSP-BF538BBCZ-5A	-40°C to +85°C	533 MHz	N/A	1.25 V internal, 2.5 V or 3.3 V I/O	316-Ball CSP_BGA	BC-316-2
ADSP-BF538BBCZ-4F8	-40°C to +85°C	400 MHz	8M bit	1.2 V internal, 3.0 V or 3.3 V I/O	316-Ball CSP_BGA	BC-316-2
ADSP-BF538BBCZ-5F8	-40°C to +85°C	533 MHz	8M bit	1.25 V internal, 3.0 V or 3.3 V I/O	316-Ball CSP_BGA	BC-316-2

 $<sup>^1\,\</sup>rm Z$  = RoHS compliant part.  $^2\,\rm Referenced$  temperature is ambient temperature.

