



### **ADS902**

# **Speed** 10-Bit, 30MHz Sampling ANALOG-TO-DIGITAL CONVERTER

### **FEATURES**

• HIGH SNR: 57dB

• EXTERNAL REFERENCE

● LOW POWER: 140mW

• ADJUSTABLE FULL SCALE RANGE

POWER DOWN

■ 28-PIN SSOP PACKAGE


### **APPLICATIONS**

- **BATTERY POWERED EQUIPMENT**
- CAMCORDERS
- PORTABLE TEST EQUIPMENT
- COMPUTER SCANNERS
- COMMUNICATIONS

### **DESCRIPTION**

The ADS902 is a high speed pipelined analog-to-digital converter that is specified to operate from a single +5V supply. This converter includes a wide bandwidth track/hold and a 10-bit quantizer. The performance is specified with a single-ended input range of 2.25V to 3.25V, or 2V to 4V. The input range is set by the external reference values.

The ADS902 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for telecommunications, video and test instrumentation applications. This high performance A/D converter is specified to operate at a 30MHz sampling rate. The ADS902 is available in a 28-pin SSOP package.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

### **SPECIFICATIONS**

 $At T_A = +25^{\circ}C, \ V_S = LV_{DD} = +5V, \ REFB = +2.25V, \ REFT = +3.25V, \ Sampling \ Rate = 30MHz, \ unless \ otherwise \ specified.$ 

			ADS902E						
			1Vp-p 2Vp-p				1		
PARAMETER	CONDITIONS	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution				10			10		Bits
Specified Temperature Range	Ambient Air		-40		+85	-40		+85	°C
ANALOG INPUT							_		l
Specified Full Scale Input Range <sup>(1)</sup>				1 .0.75			2		Vp-p
Common-Mode Voltage (Midscale) Track-Mode Input Bandwidth		1		+2.75 350			3 *		V MHz
Analog Input Bias Current		1		1			*		μΑ
Input Impedance				1.25    5			*		ΜΩ    pF
DIGITAL INPUTS									
Logic Family			TTL/HC	ı T Compatib	l le CMOS	TTL/HC	T Compatib	le CMOS	
High Input Voltage, V <sub>IH</sub>		1	+2.0	Ι ΄	+V <sub>S</sub>	*		*	V
Low Input Voltage, V <sub>IL</sub>		1			+0.8			*	V
High Input Current, I <sub>IH</sub>				±10			*		μΑ
Low Input Current, I <sub>IL</sub>		1		±10			*		μΑ
Input Capacitance				5			*		pF
CONVERSION CHARACTERISTICS									
Sample Rate		Full	10k	_	30M	*		*	Samples/s
Data Latency				5			*		Clk Cyc
DYNAMIC CHARACTERISTICS									
Differential Linearity Error (Largest Code Error) f = 500kHz		Full		±0.3	±1.0			<b>V</b> -	LSB
f = 12.5MHz		Full		±0.3	±1.0 ±1.0		*	*	LSB
No Missing Codes		Full		Guaranteed			Guaranteed	~	LOD
Spurious-Free Dynamic Range		''''		Guaranteca			Guarantecu		
f = 12.5MHz (-1dBFS <sup>(2)</sup> input)		Full		53		50	58		dB
Integral Nonlinearity Error, f = 500kHz		Full		±2.0	±4.5		*	*	LSB
Signal-to-Noise Ratio (SNR)	Referred to Sinewave Input Signal								
f = 500kHz (-1dBFS input)		Full	48	53					dB
f = 12.5MHz (-1dBFS input)		Full	48	53		52	57		dB
Maximum SNR	Referred to DC FS Input Signal								
f = 9MHz (–1dBFS input)				62			66		dB
Signal-to-(Noise + Distortion) (SINAD)			40						
f = 500kHz (-1dBFS input)		Full	46	50					dB
f = 3.58MHz (-1dBFS input) f = 12.5MHz (-1dBFS) input)		Full Full	45 45	50 49		47	53		dB dB
Effective Number of Bits <sup>(3)</sup> , f =12.5MHz		Full	45	7.8		47	33		Bits
Output Noise	Input Grounded	1		0.2			*		LSB rms
Aperture Delay Time	input Grounded	1		4			*		ns
Aperture Jitter				7			*		ps rms
DIGITAL OUTPUTS	C <sub>1</sub> = 15pF								
Logic Family	]		TTL/HCT	Compatibl	e CMOS	TTL/HCT	Compatible	e CMOS	
Logic Coding				nt Offset Bi		Straigh	nt Offset Bir	nary	
High Output Voltage, V <sub>OH</sub>			+2.4	1	LV <sub>DD</sub>	*		*	V
Low Output Voltage, V <sub>OL</sub>					+0.4			*	V
3-State Enable Time	OE = L			20	40		*	*	ns
3-State Disable Time	<u>OE</u> = H			18	10		*	*	ns
OE Internal Pull-Down to Gnd	D			50			*		kΩ
Power-Down Disable Time	Pwrdn = L			133			*		ns
Power-Down Disable Time Power-Down Internal Pull-Down to Gnd	Pwrdn = H			18 50			* *		ns kΩ
ACCURACY				30			-7		N24
Gain Error		Full		0.5			1		%FS
Input Offset Error <sup>(4)</sup>		Full		1.4			*		%FS %FS
Power Supply Rejection (Gain)	$\Delta V_S = \pm 5\%$	Full	42	56		*	*		dB
Power Supply Rejection (Offset)	$\Delta V_S = \pm 5\%$ $\Delta V_S = \pm 5\%$	Full	42	68		*	*		dB dB
External REFT Voltage Range	50//	Full	REFB +0.5	+3.25	V <sub>S</sub> -0.8	*	+4	*	V
External REFB Voltage Range		Full	+0.8	+2.25	REFT -0.5	*	+2	*	V
Reference Input Resistance	REFT to REFB			4			*		kΩ
·	l	L	L				l		L

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



### SPECIFICATIONS (CONT)

At  $T_A = +25$ °C,  $V_S = LV_{DD} = +5V$ , REFB = +2.25V, REFT = +3.25V, Sampling Rate = 30MHz, unless otherwise specified.

			ADS902E						
				1Vр-р			2Vp-p		
PARAMETER	CONDITIONS	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLY REQUIREMENTS Supply Voltage: +V <sub>S</sub> Supply Current: +I <sub>S</sub> Power Dissipation Power Dissipation (Power Down)		Full Full Full Full	+4.25	+5.0 28 140 15	+5.25 160	*	* * *	*	V mA mW mW
Thermal Resistance, $\theta_{\rm JA}$ 28-Pin SSOP				50			*		°C/W

<sup>\*</sup> Specification same as 1Vp-p

NOTES: (1) The single-ended input range is set by REFB and REFT values. (2) dBFS means dB relative to Full Scale. (3) Effective number of bits (ENOB) is defined by (SINAD - 1.76)/6.02. (4) Offset deviation from ideal negative full scale.

### **ABSOLUTE MAXIMUM RATINGS**

+V <sub>S</sub> , LV <sub>DD</sub>	+6V
Analog Input	+V <sub>S</sub> +0.3V
Logic Input	+V <sub>S</sub> +0.3V
Case Temperature	+100°C
Junction Temperature	+150°C
Storage Temperature	+150°C

#### **PACKAGE/ORDERING INFORMATION**

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	TEMPERATURE RANGE
ADS902E	28-Pin SSOP	324	-40°C to +85°C


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

### **ELECTROSTATIC** DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **PIN CONFIGURATION**




### **PIN DESCRIPTIONS**

PIN	DESIGNATOR	DESCRIPTION	
1	+V <sub>S</sub>	Analog Supply	
2	$LV_DD$	Output Logic Driver Supply Voltage	
3	Bit 10	Data Bit 10 (D0, LSB)	
4	Bit 9	Data Bit 9 (D1)	
5	Bit 8	Data Bit 8 (D2)	
6	Bit 7	Data Bit 7 (D3)	
7	Bit 6	Data Bit 6 (D4)	
8	Bit 5	Data Bit 5 (D5)	
9	Bit 4	Data Bit 4 (D6)	
10	Bit 3	Data Bit 3 (D7)	
11	Bit 2	Data Bit 2 (D8)	
12	Bit 1	Data Bit 1 (D9, MSB)	
13	GND	Analog Ground	
14	GND	Analog Ground	
15	CLK	Convert Clock Input	
16	ŌĒ	Output Enable, Active Low	
17	Pwrdn	Power Down Pin	
18	+V <sub>S</sub>	Analog Supply	
19	GND	Analog Ground	
20	GND	Analog Ground	
21	LpBy	Positive Ladder Bypass	
22	REFT	Top Reference	
23	NC	No Connection	
24	REFB	Bottom Reference	
25	LnBy	Negative Ladder Bypass	
26	CM	Common-Mode Voltage Output	
27	IN	Analog Input	
28	+V <sub>S</sub>	Analog Supply	




### TIMING DIAGRAM





SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t <sub>CONV</sub>	Convert Clock Period	33		100μs	ns
tı	Clock Pulse Low	15.5	16.5		ns
t <sub>H</sub>	Clock Pulse High	15.5	16.5		ns
t <sub>D</sub>	Aperture Delay		2		ns
t <sub>1</sub>	Data Hold Time, C <sub>L</sub> = 0pF	4			ns
t <sub>2</sub>	New Data Delay Time, $C_L = 15 pF max$			12	ns


### **TYPICAL PERFORMANCE CURVES**


At  $T_A = +25^{\circ}C$ ,  $V_S = LV_{DD} = +5V$ , REFB = +2.25V, REFT = +3.25V, and Sampling Rate = 30MHz, unless otherwise specified.


















### **TYPICAL PERFORMANCE CURVES (CONT)**


 $At T_A = +25^{\circ}C, V_S = Logic \ V_{DD} = +5V, \ REFB = 2.25V, \ REFT = 3.25V, \ Sampling \ Rate = 30MHz, \ unless \ otherwise \ specified.$ 













### THEORY OF OPERATION

The ADS902 is a high speed sampling analog-to-digital converter that utilizes a pipeline architecture. The fully differential topology and digital error correction guarantee 10-bit resolution. The differential track/hold circuit is shown in Figure 1. The switches are controlled by an internal clock which has a non-overlapping two phase signal,  $\phi 1$  and  $\phi 2$ . At the sampling time the input signal is sampled on the bottom plates of the input capacitors (C<sub>1</sub>). In the next clock phase, \$\phi1\$, the bottom plates of the input capacitors are connected together and the feedback capacitors are switched to the op amp output. At this time the charge redistributes between C<sub>I</sub> and C<sub>H</sub>, completing one acquisition cycle. The differential output is a held DC representation of the analog input at the sample time. The track/hold circuit also converts the singleended input signal into a fully differential signal for the subsequent quantizer. Consequently, the input signal-tonoise performance. Other parameters such as small-signal and full-power bandwidth, and wideband noise are also defined in this stage.

The pipelined quantizer architecture has 9 stages with each stage containing a two-bit quantizer and a two bit digital-to-analog converter, as shown in Figure 2. Each two-bit




FIGURE 1. Input Track/Hold Configuration with Timing Signals.




FIGURE 2. Pipeline A/D Architecture.



quantizer stage converts on the edge of the sub-clock, which is the same frequency of the externally applied clock. The output of each quantizer is fed into its own delay line to time-align it with the data created from the following quantizer stages. This aligned data is fed into a digital error correction circuit which can adjust the output data based on the information found on the redundant bits. This technique provides the ADS902 with excellent differential linearity and guarantees no missing codes at the 10-bit level.

As a result of this pipeline architecture, there is a 5.0 clock cycle data delay (latency) from the start convert signal to the corresponding valid output data.

To accommodate a bipolar signal swing, the ADS902 operates with a common-mode voltage ( $V_{CM}$ ) which is derived from the external references. Due to the symmetric resistor ladder inside the ADS902, the  $V_{CM}$  is situated between the top and bottom reference voltage. Equation (1) can be used for calculating the common-mode voltage level.

$$V_{CM} = (REFT + REFB)/2$$
 (1)

At the same time, the two external reference voltages define the full-scale input range for the ADS902. This makes it possible for the input range to be adapted to the signal swing of the front end.

### **APPLICATIONS**

## SIGNAL SWING AND COMMON-MODE CONSIDERATIONS

The ADS902 is designed to operate on a +5V single supply voltage. The nominal input signal swing is 1Vp-p, situated between +2.25V and +3.25V. This means that the signal swings  $\pm 0.5V$  around a common-mode voltage of +2.75V. In some applications it might be advantageous to increase the input signal swing to 2Vp-p which will improve the achievable ac-performance. However, consideration should be given to keeping the signal swing within the linear region of operation of the driving circuitry to avoid any excessive distortion. In extreme situations, the performance of the converter will start to degrade due to variations of the input's switch-on resistance over the input voltage. Therefore, the

signal swing should remain approximately 0.5V away from each rail during normal operation.

# DRIVING THE ANALOG INPUTS AC-COUPLED DRIVER

Figure 3 shows an example of an ac-coupled, single-ended interface circuit using a high-speed op amp that operates on dual supplies (OPA650, OPA658). The mid-point reference voltage,  $V_{CM}$ , biases the bipolar, ground-referenced input signal. The capacitor  $C_1$  and resistor  $R_1$  form a high-pass filter with the -3 dB frequency set at

$$f_{-3dR} = 1/(2 \pi R_1 C_1)$$
 (2)

The values for  $C_1$  and  $R_1$  are not critical in most applications and can be set freely, e.g. the shown values correspond to a frequency of 1.6kHz.




FIGURE 3. Typical AC-Coupled Interface Circuit. (External references not shown.)

Figure 4 depicts a circuit that can be used in single-supply applications. The mid-reference voltage biases the op amp up to the appropriate common-mode voltage, for example  $V_{CM} = +2.75V$ . With the use of capacitor  $C_G$  the DC gain for the non-inverting op amp input is set to +1V/V. As a result the transfer function is modified to

$$V_{OUT} = V_{IN} \{ (1 + R_F/R_G) + V_{CM} \}$$
 (3)




FIGURE 4. AC-Coupled, Single-Supply Interface Circuit.

Again, the input coupling capacitor  $C_1$  and resistor  $R_1$  form a high-pass filter. At the same time, the input impedance is defined by  $R_1$ . Possible op amps for  $A_1$  are CLC452, EL2180 or LM6152. Depending on the selected amplifier, the use of a pull-up/pull-down resistor ( $R_p$ ), located directly at its output, may considerably improve its distortion performance. Resistor  $R_S$  isolates the op amp's output from the capacitive load to avoid gain peaking or even oscillation. It can also be used to establish a defined bandwidth to reduce the wideband noise. Its value is usually between  $10\Omega$  and  $100\Omega$ .

#### **DC-COUPLED INTERFACE CIRCUIT**

Shown in Figure 5 is a single-supply, DC-coupled circuit which can be set in a gain of -1V/V or higher. Depending on the gain determined by  $R_{\text{F}}/R_{\text{IN}}$ , the divider ratio set by resistors  $R_1$  and  $R_2$  must be adjusted to yield the correct common-mode voltage for the ADS902. With a +5V supply, the nominal signal input range of the ADS902 is 1Vp-p, typically centered around the common-mode voltage of +2.75V.

#### **EXTERNAL REFERENCE**

The ADS902 requires an external top and bottom reference on pin 22 (REFT) and 24 (REFB). Internally those pins are

connected through a resistor ladder, which has a nominal resistance of  $4k\Omega$  ( $\pm15\%$ ). In order to establish a correct voltage drop across the ladder the external reference circuit must be able to supply typically  $250\mu A$  of current. With this current the full-scale input range of the ADS902 is set between +2.25V and +3.25V. In general, the voltage drop across REFT and REFB determines the input full-scale range (FSR) of the ADS902. Equation (4) can be used to calculate the span.

$$FSR = REFT - REFB$$
 (4)

Depending on the application several options exist how to supply the external reference voltages to the ADS902 without degrading the typical performance.

#### LOW-COST REFERENCE SOLUTION

The easiest way to achieve the required reference voltages is to place the reference ladder of the ADS902 between the supply rails. Two additional resistors (R<sub>T</sub>, R<sub>B</sub>) are necessary to set the correct current through the ladder (see Figure 6). However, depending on the desired full-scale swing and supply voltage, different resistor values might be selected.




FIGURE 5. DC-Coupled, Single-Supply Interface Circuit.




FIGURE 6. Low Cost Solution to Supply External Reference Voltages.



When selecting this reference circuit, the trade-offs are variations in the reference voltages due to component tolerances and power supply variations. In either case, it is recommended to bypass the reference ladder with at least 0.1µF ceramic capacitors as shown in Figure 6. The purpose of the capacitors is twofold; they will bypass most of the high frequency transient noise which results from feedthrough of the clock and switching noise from the S/H stages and secondly, they serve as a charge reservoir to supply instantaneous current to internal nodes.

#### PRECISE REFERENCE SOLUTION

For those applications requiring a higher level of dc accuracy and drift, a reference circuit with a precision reference element might be used (see Figure 7). A stable +2.5V reference voltage is established by a two terminal bandgap reference diode, the REF1004-2.5. Using a general-purpose single-supply dual operational amplifier (A1), like an OPA2237, OPA2234 or MC34072, the two required reference voltages for the ADS902 can be generated by setting each op amp to the appropriate gain. For example, set REFT to +3.25V and REFB to +2.25V.




FIGURE 7. Precise Solution to Supply External Reference Voltages to the ADS902.

#### **CLOCK INPUT**

The clock input of the ADS902 is designed to accommodate either +5V or +3V CMOS logic levels. To drive the clock input with a minimum amount of duty cycle variation and support maximum sampling rates (30MSPS), high speed or advanced CMOS logic should be used (HC/HCT, AC/ACT). When digitizing at high sampling rates, a 50% duty cycle along with fast rise and fall times (2ns or less) are recommended to meet the rated performance specifications. However, the ADS902 performance is tolerant of duty-cycle variations of as much as ±5%, which should not affect performance. For applications operating with input frequencies up to Nyquist or undersampling applications, special BURR-BROWN®

consideration must be made to provide a clock with very low jitter. Clock jitter leads to aperture jitter  $(t_A)$  which can be the ultimate limitation to achieving good SNR performance. Equation (5) shows the relationship between aperture jitter, input frequency and the signal-to-noise ratio:

SNR = 
$$20\log_{10} \left[ 1/(2 \pi f_{IN} t_{A}) \right]$$
 (5)

For example, with a 5MHz full-scale input signal and an aperture jitter of  $t_A=20 \mathrm{ps}$  rms, the SNR is clock jitter limited to 54dB.

#### **DIGITAL OUTPUTS**

The digital outputs of the ADS902 are standard CMOS stages and designed to be compatible with both high speed TTL and CMOS logic families. The logic thresholds are for low-voltage CMOS:  $V_{OL} = 0.4V$ ,  $V_{OH} = 2.4V$ , which allows the ADS902 to directly interface to 3V-logic. The digital outputs of the ADS902 uses a dedicated digital supply pin (see Figure 8). By adjusting the voltage on LV<sub>DD</sub>, the digital output levels will vary respectively. In any case, it is recommended to limit the fan-out to one, in order to keep the capacitive loading on the data lines below the specified 15pF. If necessary, external buffers or latches may be used which provide the added benefit of isolating the A/D converter from any digital activities on the bus from coupling back high frequency noise and degrading the performance. The standard output coding is Straight Offset Binary where the full scale input signal corresponds to all "1"s at the output (see Table I). The digital outputs of the ADS902 can be set to a high impedance state by driving the  $\overline{OE}$  (pin 16) with a logic "H". Normal operation is achieved with a "L" at OE or left unconnected due to the internal pull-down resistor.




FIGURE 8. Independent Supply Connection for Output Stage.

SINGLE-ENDED INPUT	STRAIGHT OFFSET BINARY (SOB) PIN 12 FLOATING or LO
+FS (IN = +3.25V)	111111111
+FS -1LSB	111111111
+FS -2LSB	111111110
+3/4 Full Scale	1110000000
+1/2 Full Scale	1100000000
+1/4 Full Scale	1010000000
+1LSB	100000001
Bipolar Zero (IN +2.75V)	100000000
-1LSB	011111111
-1/4 Full Scale	0110000000
-1/2 Full Scale	010000000
-3/4 Full Scale	001000000
-FS +1LSB	000000001
-FS (IN = +2.25V)	000000000

TABLE I. Coding Table for the ADS902.

#### **POWER-DOWN MODE**

The ADS902's low power consumption can be reduced even further by initiating a power-down mode. To do so, the Pwrdn-Pin (Pin 17) must be tied to a logic "High" reducing the current drawn from the supply by about 88%. In normal operation the power-down mode is disabled by an internal pull-down resistor (50k $\Omega$ ).

During power-down, the digital outputs are set into the high-impedance condition (3-state). With the clock applied, the converter does not accurately process the sampled signal. After removing the power-down condition the output data from the following 5 clock cycles is invalid (data latency).

# DECOUPLING AND GROUNDING CONSIDERATIONS

The ADS902 converter has several supply pins, one of which is dedicated to supply only the output driver. The remaining supply pins are not, as is often the case, divided into analog and digital supply pins since they are internally connected on the chip. For this reason it is recommended to treat the converter as an analog component and to power it from the analog supply only. Digital supply lines often carry high levels of noise which can couple back into the converter and limit the achievable performance.

Because of the pipeline architecture, the converter also generates high frequency transients and noise that are fed back into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed. Figure 9 shows the recommended decoupling scheme for the analog supplies. In most cases  $0.1\mu F$  ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore, they should be located as close to the supply pins as possible.




FIGURE 9. Recommended Bypassing for Analog Supply
Pins