

**New SMT
Package Option**
see page 13 for details

FEATURES

- 10 MPPS throughput rate
- Internal 14-bit resolution A/D
- Internal correlated doubler sampler (CDS)
- Resistor programmable gain adjustment from 0dB to 18dB
- 1 LSB RMS Noise @ 2.3MPPS
- Low-Profile 44 Pin SMT Quad Pak or 40 Pin TDIP
- Analog front end programmable bandwidth
- Extended temperature range -55°C to $+100^{\circ}\text{C}$
- Low power, 800mW
- Low cost, functionally complete

PRODUCT OVERVIEW


The ADCDS-1410 is an application-specific CCD image converter designed for electronic-imaging applications that employ CCD's (charge coupled devices) as their photodetector. The ADCDS-1410 incorporates a "user configurable" input amplifier, a CDS (correlated double sampler) and a 14-bit resolution sampling A/D converter in a single package, providing the user with a complete, high performance, low-cost, low-power, integrated solution.

The key to the ADCDS-1410's performance is a unique, high-speed, high-accuracy CDS circuit, which eliminates the effects of residual charge, charge injection and "kT/C" noise on the CCD's

output floating capacitor, producing a pixel data output signal. The ADCDS-1410 digitizes this resultant pixel data signal using a high-speed, low-noise sampling A/D converter.

The ADCDS-1410 requires only the rising edge of start convert pulse to initiate its conversion process and a Reference Hold command to acquire and hold the CCD reference level output. Additional features of the ADCDS-1410 include gain adjust, offset adjust, precision $+2.4\text{V}$ reference, and a programmable analog bandwidth function.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings				
PARAMETERS	MIN.	TYP.	MAX.	UNITS
+12V Supply	0	—	+14	Volts
–5V Supply	–6.5	—	+0.3	Volts
+5V Supply	–0.3	—	+6.5	Volts
Digital Input	–0.3	—	Vdd+0.3V	Volts
Analog Input	–5	—	+5	Volts
Lead Temperature (10 seconds)	—	—	300	°C

FUNCTIONAL SPECIFICATIONS

The following specifications apply over the operating temperature range, under the following conditions: Vcc= +12V, +Vdd= +5V, Vee= –5V, sample Rate = 10MHz.

Analog Input	Min.	Typ.	Max.	Units
Input Voltage Range (Reference Signal - Pixel data Signal)				
Gain of 7 (INV-IN to GND)	0.35	2.80	—	V p-p
Gain of 1 (INV-IN Open)	—	—	—	V p-p
Input Resistance	—	5000	—	Ohms
Input Capacitance	—	10	—	pF
Digital Inputs				
Logic Levels				
Logic 1 A0, A1	3.5	—	+Vdd	Volts
Logic 0 A0, A1	—	—	0.4	Volts
Logic 1 (REF HLD, START CON)	+2.4	—	—	Volts
Logic 0 (REF HLD, START CON)	—	—	+0.8	Volts
Logic Loading				
Logic 1	—	—	+10	uA
Logic 0	—	—	–10	uA
Digital Outputs				
Logic Levels				
Logic 1 (50uA)	4.5	5.0	—	Volts
Logic 0 (50uA)	—	—	+0.1	Volts
Internal Reference Voltage (Fine gain adjust grounded)				
+25°C	2.350	2.400	2.450	Volts
0 to 70°C	2.350	2.400	2.450	Volts
–55 to +100°C	2.350	2.400	2.450	Volts
Reference Current	—	1.0	—	mA
Linearity				
Differential Nonlinearity (Histogram, 98kHz)				
+25°C	–0.99	±0.5	+1.5	LSB
0 to 70°C	–0.99	±0.5	+1.5	LSB
–55 to +100°C	–0.99	±0.6	+1.5	LSB
Integral Nonlinearity				
+25°C	—	±2.5	—	LSB
0 to 70°C	—	±2.5	—	LSB
–55 to +100°C	—	±2.5	—	LSB
Guaranteed No Missing Codes				
0 to 70°C	14	—	—	LSB
–55 to +100°C	14	—	—	LSB

Noise	A1	A0	Min.	Typ.	Max.	Units
DC Noise Gain = 1 (INV-IN = NC) ① Start Convert Rate 10 MHz	LO	LO		0.8 136.5	1.0 171	LSB RMS uV RMS
5 MHz	LO	HI		0.75 127.5		LSB RMS uV RMS
3 MHz	HI	LO		0.73 125.5		LSB RMS uV RMS
1.2 MHz	HI	HI		0.72 122.7		LSB RMS uV RMS
DC Noise Gain = 7 (INV-IN = GND) ① Start Convert Rate 10 MHz	LO	LO		3.00 64		LSB RMS uV RMS
5 MHz	LO	HI		2.81 60		LSB RMS uV RMS
3 MHz	HI	LO		2.46 52.5		LSB RMS uV RMS
1.2 kHz	HI	HI		2.38 50.8		LSB RMS uV RMS
Offset/Gain	Min.	Typ.		Max.		Units
Offset Error Gain = 1 +25°C	—	±0.6		±3.0		%FSR
0 to 70°C	—	±0.6		±3.0		%FSR
–55 to +100°C	—	±0.6		±6.0		%FSR
Gain Error Gain = 1 +25°C	—	±1.0		±3.0		%FSR
0 to 70°C	—	±1.35		±3.0		%FSR
–55 to +100°C	—	±1.35		±6.0		%FSR
Bandwidth						
Input Amplifier –3db BW 10 MHz: A1= 0, A0 = 0	14	—		—		MHz
5 MHz: A1= 0, A0 = 1	10	—		—		MHz
3 MHz: A1= 1, A0 = 0	5	—		—		MHz
1.2 MHz: A1= 1, A0 = 1	3	—		—		MHz
Input Common Mode Voltage	±2.75					
Output Voltage Swing	±3.5					
Signal Timing ①						
Conversion Rate (–55 to 100°C)	0.001	—		10 ^③		MHz
Conversion Time	—	100		—		nSec
Start Convert Pulse Width	—	50		—		nSec
Power Requirements						
Power Supply Range +12V Supply	+11.4	+12.0		+12.6		Volts
+5V Supply	+4.75	+5.0		+5.25		Volts
–5V Supply	–4.75	–5.0		–5.25		Volts
Power Supply Currents +12V Supply	—	+30		+35		mA
+5V Supply	—	+100		+110		mA
–5V Supply	—	–65		–75		mA
Power Dissipation	—	1.21		1.355		Watts
Power Dissipation LP	—	800		—		Watts
Power Supply Rejection (5%) @25°C	—	±0.04		±0.06		%FSR/%V

Environmental	Min.	Typ.	Max.	Units
Operating Temperature Range ADCDS-1410 ADCDS-1410EX	0 -55	- -	+70 +100	°C °C
Storage Temperature	-65	-	+150	°C
Package Type	40-Pin, TDIP, 2.24"×1.27" FR4 PCB 44-Pin Quad Pak 0.99"×0.099"×0.29 LCP Package, FR4 PCB			
Weight	16.1 Grams			
Pin Type	QuadPak: .025 Dia. Au/Ni plate over Cu TDIP: .020 Dia. Au plate over Phosphor Bronze.			
Cover (TDIP Package)	Tin Plate Steel			

- ① See Table 3.
② See Timing Specs, Table 2.
③ See Technical Note: Optimal Performance.

TECHNICAL NOTES

- Obtaining fully specified performance from the ADCDS-1410 requires careful attention to pc-card layout and power supply decoupling. The device's analog and digital grounds are connected to each other internally. Depending on the level of digital switching noise in the overall CCD system, the performance of the ADCDS-1410 may be improved by connecting all ground pins to a large analog ground plane beneath the package. The use of a single +5V analog supply for both the +5VA and +5VD may also be beneficial.
- Bypass all power supplies to ground with a 4.7µf tantalum capacitor in parallel with a 0.1µf ceramic capacitor. Locate the capacitors as close to the package as possible.
- If using the suggested offset and gain adjust circuits (Figure 3 & 5), place them as close to the ADCDS-1410's package as possible.
- A0 and A1 should be bypassed with 0.1µf capacitors to ground to reduce susceptibility to noise.

ADCDS-1410 MODES OF OPERATION

The input amplifier stage of the ADCDS-1410 provides the designer with a tremendous amount of flexibility. The architecture of the ADCDS-1410 allows its input-amplifier to be configured in any of the following configurations:

- Direct Mode (AC coupled)
- Non-Inverting Mode
- Inverting Mode

When applying inputs which are less than 2.8Vp-p, a coarse gain adjustment (applying an external resistor to INV-IN) must be performed to ensure that the full scale video input signal (saturated signal) produces a 2.8Vp-p signal at the input-amplifier's output (Vout).

In all three modes of operation, the video portion of the signal at the CDS input (i.e. input-amplifier's Vout) must be more negative than its associated reference level and Vout should not exceed ±2.8V DC.

The ADCDS-1410 achieves its specified accuracies without the need for external calibration. If required, the device's small initial offset and gain errors can be reduced to zero using the FINE GAIN ADJUST and OFFSET ADJUST features.

DIRECT MODE (AC COUPLED)

This is the most common input configuration as it allows the ADCDS-1410 to interface directly to the output of the CCD with a minimum amount of analog "front-end" circuitry. This mode of operation is used with full-scale video input signals from 0.350Vp-p to 2.8Vp-p.

Figure 2a describes the typical configuration for applications using a video input signal with a maximum amplitude of 0.350Vp-p. The coarse gain of the input amplifier is determined from the following equation: $V_{OUT} = 2.8V_{p-p} = V_{IN} \times (1 + (523/75))$, with all internal resistors having a 1% tolerance. Additional fine gain adjustment can be accomplished using the Fine Gain Adjust (see Figure 5).

Figure 2b describes the typical configuration for applications using a video input signal with an amplitude greater than 0.350Vp-p and less than 2.8Vp-p. Using a single external series resistor (see Figure 4.), the coarse gain of the ADCDS-1410 can be set, with additional fine gain adjustments being made using the Fine Gain Adjust function (see Figure 5). The coarse gain of the input amplifier can be determined from the following equation: $V_{OUT} = 2.8V_{p-p} = V_{IN} \times (1 + (523/(75 + R_{ext})))$, with all internal resistors having a 1% tolerance.




Figure 2a.




Figure 2b.




Figure 2c.

NON-INVERTING MODE

The non-inverting mode of the ADCDS-1410 allows the designer to either attenuate or add non-inverting gain to the video input signal. This configuration also allows bypassing the ADCDS-1410's internal coupling capacitor, allowing the user to provide an external capacitor of appropriate value.

Figure 2c describes the typical configuration for applications using video input signals with amplitudes greater than 0.350Vp-p and less than 2.8Vp-p (with common mode limit of $\pm 2.75V$ DC). Using a single external series resistor (see Figure 4.), the coarse gain of the ADCDS-1410 can be set with additional fine gain adjustments being made using the Fine Gain Adjust function (see Figure 5). The coarse gain of the circuit can be determined from the following equation:

$V_{OUT} = 2.8V_{p-p} = V_{IN} * (1 + (523 / (75 + R_{ext})))$, with all internal resistors having a 1% tolerance.

Figure 2d describes the typical configuration for applications using a video input signal whose amplitude is greater than 2.8Vp-p. Using a single external series resistor (R_{ext1}) in conjunction with the internal 5K (1%) resistor to ground, an attenuation of the input signal can be achieved. Additional fine gain adjustments being made using the Fine Gain Adjust function. The coarse gain of this circuit can be determined from the following equation:

$V_{OUT} = 2.8V_{p-p} = [V_{IN} * (5000 / (R_{ext1} + 5000))] * [1 + (523 / (75 + R_{ext2}))]$, with all internal resistors having a 1% tolerance.




Figure 2d.




Figure 2e.




Figure 2f.

INVERTING MODE

The inverting mode of operation can be used in applications where the analog input to the ADCDS-1410 has a video input signal whose amplitude is more positive than its associated reference level. **The ADCDS-1410s correlated double sampler (i.e. input amplifier's VOUT) requires that the video signal's amplitude be more negative than its reference level at all times (see timing diagram for details).** Using the ADCDS-1410 in the inverting mode allows the designer to perform an additional signal inversion to correct for any analog "front end" pre-processing that may have occurred prior to the ADCDS-1410.

Figure 2e describes the typical configuration for applications using a video input signal with a maximum amplitude of 0.350Vp-p. Additional fine gain adjustments can be made using the Fine Gain Adjust function. The coarse gain of this circuit can be determined from the following equation: $V_{OUT} = 2.8V_{p-p} = -V_{IN} * (523 / 75)$, with all internal resistors having a 1% tolerance.

Figure 2f describes the typical configuration used in applications needing to invert video input signals whose amplitude is greater than 0.350Vp-p. Using a single external series resistor (see Figure 4.), the initial gain of the ADCDS-1410 can be set, with additional fine gain adjustments being made using the Fine Gain Adjust function. The coarse gain of this circuit can be determined from the following equation:

$V_{OUT} = 2.8V_{p-p} = -V_{IN} * (523 / (75 + R_{ext}))$, with all internal resistors having a 1% tolerance.




Figure 3. Offset Adjustment Circuit




Figure 4. Coarse Gain Adjustment Plot

Offset Adjustment

Manual offset adjustment for the ADCDS-1410 can be accomplished using the adjustment circuit shown in Figure 3. A software controlled D/A converter can be substituted for the 20K Ω potentiometer. The offset adjustment feature allows the user to adjust the Offset/Dark Current level of the ADCDS-1410 until the output bits are 00 0000 0000 0000 and the LSB flickers between 0 and 1. Offset adjust should be performed before gain adjust to avoid interaction. The ADCDS-1410's offset adjustment is dependent on the value of the external series resistor used in the offset adjust circuit (Figure 3). The Offset Adjustment graph (Figure 6) illustrates the typical relationship between the external series resistor value and its offset adjustment capability utilizing $\pm 5V$ supplies.

OFFSET ADJUSTMENT SENSITIVITY

It should be noted that with increasing amounts of offset adjustment (smaller values of external series resistors), the ADCDS-1410 becomes more susceptible to power supply noise or voltage variations seen at the wiper of the offset potentiometer.




Figure 5. Fine Gain Adjustment Circuit

For Example:

External 50K Ω resistor:

1. 10mV of noise or voltage variation at the potentiometer will produce 0.25LSB's of output variation.
2. 100mV of noise or voltage variation at the potentiometer will produce 2.5LSB's of output variation.

The Offset Adjustment Sensitivity graph (Figure 7) illustrates the offset adjustment sensitivity over a wide range of external resistor and noise values. If a large offset voltage is required, it is recommended that a very low noise external reference be used in the offset adjust circuit in place of power supplies. The ADCDS-1410's +2.4V reference output could be configured to provide the reference voltage for this type of application.

Fine Gain Adjustment

Fine gain adjustment is provided to compensate for the tolerance of the external coarse gain resistor (R_{ext}) and/or the unavailability of exact coarse gain resistor (R_{ext}) values. Note, the fine gain adjustment will not change the expected input amplifier's full scale V_{OUT} (2.8Vp-p.) Instead, the gain of the ADCDS-1410's internal A/D is adjusted allowing the actual input amplifier's full scale V_{OUT} to produce an output code of all ones (11 1111 1111 1111).

Fine gain adjustment for the ADCDS-1410 is accomplished using the adjustment circuit shown below (Figure 5). A software controlled D/A converter can be substituted for the 20K Ω potentiometer. The fine gain adjust circuit ensures that the video input signal (saturated signal) will be properly scaled to obtain the desired Full Scale digital output of 11 1111 1111 1111, with the LSB flickering between 0 and 1. Fine gain adjust should be performed following the offset adjust to avoid interaction. The fine gain adjust provides ± 256 codes of adjust when $\pm 5V$ supplies are used for the Fine Gain Adjust Circuit.




Figure 6. Offset Adjustment vs. External Series Resistor




Figure 7. Offset Adjustment Sensitivity

OUT-OF-RANGE INDICATOR

The ADCDS-1410 provides a digital Out-of-Range output signal for situations when the video input signal (saturated signal) is beyond the input range of the internal A/D converter. The digital output bits and the Out-of-Range signal correspond to a particular sampled video input range, with both of these signals having a common pipeline delay.

Using the circuit described in Figure 8, both over-range and under-range conditions can be detected (see Table 1). When combined with a D/A converter, digital detection and correction can be performed for both the gain and offset errors.




Figure 8. Overrange/ Underrange Circuit

Table 1. Out-of-Range Conditions

OUT OF RANGE	MSB	OVER RANGE	UNDER RANGE	INPUT SIGNAL
0	0	0	0	In Range
0	1	0	0	In Range
1	0	0	1	Underrange
1	1	1	0	Overrange

OUTPUT CODING

The ADCDS-1410's output coding is Straight Binary as indicated in Table 2. The table shows the relationship between the output data coding and the difference between the reference signal voltage and its corresponding video signal voltage. (These voltages are referred to the output of the ADCDS-1410's input amplifier's VOUT).

PROGRAMMABLE ANALOG BANDWIDTH FUNCTION

When interfacing to CCD arrays with very high-speed "read-out" rates, the ADCDS-1410's input stage must have sufficient analog bandwidth to accurately reproduce the output signals of the CCD array. The amount of analog bandwidth determines how quickly and accurately the "Reference Hold" and the "CDS output" signals will settle. If only a single analog bandwidth was offered, the ADCDS-1410's bandwidth would be set to acquire and digitize CCD output signals to 14-bit accuracy, at maximum conversion rate of 10MHz (100ns see Figure 11. for details). Applications not requiring the maximum conversion rate would be forced to use the full analog bandwidth at the possible expense of noise performance.

The ADCDS-1410 avoids this situation by offering a fully programmable analog bandwidth function. The ADCDS-1410 allows the user to "bandwidth limit" the input stage in order to realize the highest level of noise performance for the application being considered. Table 3. describes how to select the appropriate reference hold "acquisition time" and CDS output "settling time" needed for a particular application. Each of the selections listed in Table 3. have been optimized to provide only enough analog bandwidth to acquire a full scale input step, to 14-bit accuracy, in a single conversion. Increasing the analog bandwidth (using a faster settling and acquisition time) would only serve to potentially increase the amount of noise at the ADCDS-1410's output. The ADCDS-1410 uses a two bit digital word to select four different analog bandwidths for the ADCDS-1410's input stage (See Table 3. for details).

Table 2. Output Coding

INPUT AMPLIFIER VOUT, ① (VOLTS P-P)	SCALE	DIGITAL OUTPUT	OUT-OF-RANGE
Video Signal-Reference Signal > -2.80000	>Full Scale -1LSB	11 1111 1111 1111	1
-2.80000	Full Scale -1LSB	11 1111 1111 1111	0
-2.10000	3/4FS	11 0000 0000 0000	0
-1.40000	1/2FS	10 0000 0000 0000	0
-0.70000	1/4FS	01 0000 0000 0000	0
-0.35000	1/8FS	00 1000 0000 0000	0
-0.000171	1 LSB	00 0000 0000 0001	0
0	0	00 0000 0000 0000	0
Video Signal-Reference Signal <0②	<0	00 0000 0000 0000	1

Notes: ① Input Amplifier VOUT = (Video Signal - Reference Level)

② The video portion of the differential signal (input-amplifier's VOUT) must be more negative than its associated reference level and VOUT should not exceed ±2.8V DC.




Figure 9a. ADCDS-1410 TDIP Connection Diagram




Figure 9a. ADCDS-1410 Quad Pak Connection Diagram

Programmable Analog Bandwidth Function

When interfacing to CCD arrays with very high-speed "read-out" rates, the ADCDS-1410's input stage must have sufficient analog bandwidth to accurately reproduce the output signals of the CCD array. The amount of analog bandwidth determines how quickly and accurately the "Reference Hold" and the "CDS output" signals will settle ^③. If only a single analog bandwidth was offered, the ADCDS-1410's bandwidth would be set to acquire and digitize CCD output signals to 14-bit accuracy, at the maximum conversion rate of 10MHz (100ns see Figure 11 for details). Applications not requiring the maximum conversion rate would be forced to use the full analog bandwidth at the possible expense of noise performance.

The ADCDS-1410 avoids this situation by offering a fully programmable analog bandwidth function. The ADCDS-1410 allows the user to "bandwidth limit" the input stage in order to realize the highest level of noise performance for the application being considered. Table 3 describes recommendations in selecting the appropriate reference hold (Reference Acquisition Time) and CDS output (Pixel Data Settling Time) needed for a particular application. Each of the selections listed in Functional Specifications: NOISE have been optimized to provide only enough analog bandwidth to acquire a full scale input step (V_{sat}), to 14-bit accuracy, in a single conversion. Increasing the analog bandwidth (using a faster settling and acquisition time) would only serve to potentially increase the amount of noise at the ADCDS-1410's output. The ADCDS-1410 uses a two bit digital word to select four different analog bandwidths for the ADCDS-1410's input stage (See Table 3 for details). Functional Specifications: NOISE shows typical RMS noise for given bandwidth and gain settings.

Table 3. Timing Specification ^③

Parameters	Symbol ^③	Min.	Typ.	Max.	Units
10 MHz Conversion					
Conversion Time	T1	—	100	—	ns
A0		—	LO	—	
A1		—	LO	—	
Reference Acquisition Time	T2	—	40	—	ns
Pixel Data Settling Time	T3	—	40	—	ns
Start Convert	T4	20	50	—	
5 MHz Conversion					
Conversion Time	T1	—	200	—	ns
A0		—	HI	—	
A1		—	LO	—	
Reference Acquisition Time	T2	—	80	—	ns
Pixel Data Settling Time	T3	—	80	—	ns
Start Convert	T4	20	50	—	
3 MHz Conversion					
Conversion Time	T1	—	333	—	ns
A0		—	LO	—	
A1		—	HI	—	
Reference Acquisition Time	T2	—	150	—	ns
Pixel Data Settling Time	T3	—	150	—	ns
Start Convert	T4	20	50	—	
1.2 MHz Conversion					
Conversion Time	T1	—	833	—	ns
A0		—	HI	—	
A1		—	HI	—	
Reference Acquisition Time	T2	—	300	—	ns
Pixel Data Settling Time	T3	—	300	—	ns
Start Convert	T4	20	50	—	

^③ See timing figures 10 and 11.

Timing

The ADCDS-1410 requires two independently operated signals to accurately digitize the analog output signal from the CCD array.


- Reference Hold
- Start Convert

The "Reference Hold" signal controls the operation of the internal correlated double sampler (CDS) circuit. A logic "1" capture the value of the CCD's reference signal. The Reference Hold Signal allows the user to control the exact moment when the internal CDS is placed into the "hold" mode. For optimal performance the internal CDS should be placed into the "hold" mode once the reference signal has fully settled from all switching transients to the desired accuracy (t_2).

Once the reference signal has been "held" and the pixel data portion of the CCD's analog output signal appears at the ADCDS-1410's input, the ADCDS-1410's correlated double sampler produces a "CDS Output" signal (see Figure 11.) which is the difference between the "held" reference level and its associated pixel data level (Reference-Pixel Data). When the "CDS Output" signal has settled to the desired accuracy (t_3), the A/D conversion process can be initiated with the rising edge of the Start Convert signal.

Once the A/D conversion has been initiated, the Reference Hold can be placed back into the "Acquisition" mode in order to begin acquiring the next reference level. For optimal performance the ADCDS-1410's should be placed back into the "Acquisition" mode (Reference Hold to logic "0") during the CCD's "Reference Quiet Time" ("Reference Quiet Time" is defined as the period when the CCD's reference signal has settled from all switching transients to the desired accuracy (see Figure 10.) Placing the sample-hold back into the "acquisition" mode during the "Reference Quiet Time" prevents the ADCDS-1410's internal amplifiers from unnecessarily tracking (reproducing) the reset feedthrough glitch that occurs during the CCD's reset to reference transition.

Disturbances to the system while the A/D is undergoing a conversion can result in degradation of performance. It is therefore recommended that both digital and analog signals (including the Reference/Pixel data inputs to the ADCDS) not be allowed to switch prior to the rising edge of the Start Convert Command.



Note: For optimal performance (Fastest Acquisition Time), the ADCDS-1410 should be placed into the Acquisition mode (Reference Hold to logic "0") during the CCD output's Reference "Quiet Time". Reference "Quiet Time" is defined as the period when the reference signal's switching transients have settled to an acceptable (user defined) accuracy.

Figure 10. Reference Hold Timing




Figure 11. ADCDS-1410 Timing Diagram








Figure 9. ADCDS-1410 Differential Nonlinearity, LSBs



ADCDS-1410 Grounded Input Histogram – 10 MHz Rate





ADCDS-1410 Grounded Input Histogram – 5 MHz Rate




ADCDS-1410 Grounded Input Histogram – 3 MHz Rate




ADCDS-1410 Grounded Input Histogram – 3 MHz Rate



MECHANICAL DIMENSIONS inches (mm)



Contact Factory
for Quad Pak
Availability




Quad Pak

ORDERING INFORMATION			
MODEL NUMBER	OPERATING TEMP. RANGE	PACKAGE	ROHS
ADCDS-1410	0 to +70°C	TDIP	No
ADCDS-1410EX	-55 to +100°C	TDIP	No
ADCDS-1410LP	0 to +70°C	TDIP	No
ADCDS-1410-C	0 to +70°C	TDIP	Yes
ADCDS-1410EX-C	-55 to +100°C	TDIP	Yes
ADCDS-1410LP-C	0 to +70°C	TDIP	Yes
ADCDS-1410	Contact Factory	quad-pak	

INPUT/OUTPUT CONNECTIONS— ADCDS-1410 TDIP Package

PIN	FUNCTION	PIN	FUNCTION
1	FINE GAIN ADJUST	40	No Connect
2	Offset Adjust	39	+12v
3	Direct Input	38	-5va
4	Inverting Input	37	Analog Ground
5	Non-Inverting Input	36	+5va
6	+2.4v Ref. Output	35	Analog Ground
7	Analog Ground	34	+5vd
8	No Connect	33	Digital Ground
9	No Connect	32	Digital Ground
10	Bit 14 (Lsb)	31	A1
11	Bit 13	30	A
12	Bit 12	29	No Connect
13	Bit 11	28	No Connect
14	Bit 10	27	Data Valid
15	Bit 9	26	Reference Hold
16	Bit 8	25	Start Convert
17	Bit 7	24	Out-Of-Range
18	Bit 6	23	Bit 1 (Msb)
19	Bit 5	22	Bit 2
20	Bit 4	21	Bit 3

INPUT/OUTPUT CONNECTIONS— ADCDS-1410 44-Pin Quad Pak



DATEL is a registered trademark of DATEL, Inc.
11 Cabot Boulevard, Mansfield, MA 02048-1151 USA
ITAR and ISO 9001/14001 REGISTERED

DATEL, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.