

OBSOLETE PRODUCT

PRODUCT OVERVIEW

Contact Factory for Replacement Model

DATTEL's ADC-305 is an 8-bit, 20MHz sampling, CMOS, subranging (two-pass) A/D converter. It processes signals at speeds comparable to a full flash converter by using a sub-ranging conversion technique with multiple comparator blocks, each containing a sample and hold amplifier.

The ADC-305 features CMOS low power dis-

sipation (80mW typical) and a wide 18MHz (-1dB) input signal bandwidth.

The ADC-305-1 is packaged in 400 mil 24-pin DIP and the ADC-305-3 in 300 mil 24-pin SOP.

Other features are CMOS compatible input logic, 3-state TTL compatible output logic, +5V single power operation, self bias mode and low cost.

FEATURES

- 8-bit resolution, 20MHz min. sampling rate
- $\pm 1/2\text{LSB}$ max. differential nonlinearity error
- 18MHz input signal bandwidth
- Subranging, S&H enclosed
- +5V single power, low 85mW max. dissipation
- CMOS compatible logic input
- 3-State TTL compatible output

| INPUT/OUTPUT CONNECTIONS | | | |
|--------------------------|-----------------------|-----|---------------------|
| Pin | FUNCTION | Pin | FUNCTION |
| 1 | OUTPUT ENABLE (OE) | 24 | DGND |
| 2 | DGND | 23 | REF. BOTTOM (VRB) |
| 3 | BIT 8 (LSB) | 22 | SELF BIAS 1 (VRBS) |
| 4 | BIT 7 | 21 | AGND |
| 5 | BIT 6 | 20 | AGND |
| 6 | BIT 5 | 19 | ANALOG INPUT (VIN) |
| 7 | BIT 4 | 18 | +AVS (+5V) |
| 8 | BIT 3 | 17 | REFERENCE TOP (VRT) |
| 9 | BIT 2 | 16 | SELF BIAS 2 (VRTS) |
| 10 | BIT 1 (MSB) | 15 | +AVS (+5V) |
| 11 | +DVS (+5V) | 14 | +AVS (+5V) |
| 12 | CLOCK INPUT (A/D CLK) | 13 | +DVS (+5V) |

Both the ADC-305-1 and the ADC-305-3 have the same pin assignment.




Figure 1. Functional Block Diagram

| PARAMETERS | MIN | MAX | UNITS |
|------------------------------------|------|-----------|-------|
| Power Supply Voltage (+AVS, +DVS) | -0.5 | +7 | Volts |
| Analog Input Voltage (VIN) | -0.5 | +AVS +0.5 | Volts |
| Reference Input Voltage (VRT, VRB) | -0.5 | +AVS +0.5 | Volts |
| Digital Input Voltage (VIH, VIL) | -0.5 | +DVS +0.5 | Volts |
| Digital Output Voltage (VOH, VOL) | -0.5 | +DVS +0.5 | Volts |

Functional Specifications

(Specification are typical at $T_A = +25^\circ\text{C}$, $+V_{RT} = +2.5\text{V}$, $V_{RB} = +0.5\text{V}$, $+AVS = +DVS = +5\text{V}$, $f_s = 20\text{MHz}$ sampling unless otherwise specified.)

| Analog Inputs | | Min. | Typ. | Max. | Units |
|--|------------|-------|------------------------|-------|-------|
| Input Voltage Range (VIN) ① | | — | +0.5 to +2.5 | — | Volts |
| Input Capacitance (VIN = 1.5Vdc+0.07VRMS) | | — | 11 | — | pF |
| Input Impedance | | — | 12.5 | — | kΩ |
| Input Signal Bandwidth (VIN-2Vp-p, -1dB) | | — | 18 | — | MHz |
| REFERENCE INPUTS | | | | | |
| Ref. Resistance | VRT to VRB | 230 | 300 | 450 | Ω |
| Ref. Current | | 4.5 | 6.6 | 8.7 | mA |
| Ref. Voltage ① | VRT | +1.8 | — | +2.8 | Volts |
| | VRB | 0 | — | VRT | Volts |
| Offset Voltage | VRT | -10 | -35 | -60 | mV |
| | VRB | 0 | +15 | +45 | mV |
| Self Bias I ① ② | VRBS | +0.6 | +0.64 | +0.68 | Volts |
| | VRTS-VRBS | +1.96 | +2.09 | +2.21 | Volts |
| Self Bias II ① ③ | VRTS | +2.25 | +2.39 | +2.53 | Volts |
| DIGITAL INPUTS | | | | | |
| Input Voltage (CMOS) | | | | | |
| Logic Levels (VIH) "1" | | +4 | — | — | Volts |
| Logic Level (VIL) "0" | | — | — | +1 | Volts |
| Input Current (@VIH=+DVS)"1" | | — | — | 5 | μA |
| (@VIL=0) "0" | | — | — | 5 | μA |
| Clock Pulse Width TPW1 | (A/D CLK) | 25 | — | — | ns |
| TPW0 | | 25 | — | — | ns |
| DIGITAL Outputs | | | | | |
| Output Data | | | 8-bit Binary Parallel | | |
| Output Voltage | | | 3-State TTL compatible | | |
| Output Current ④ | | | | | |
| Logic Level "1" | | -1.1 | — | — | mA |
| Logic Level "0" | | +3.7 | — | — | mA |
| Output Current ⑤ | | | | | |
| Logic Level "1" | | — | — | 16 | μA |
| Logic Level "0" | | — | — | 16 | μA |
| Output Data Delay, Td | | — | 18 | 30 | ns |
| PERFORMANCE | | | | | |
| Resolution | | 8 | — | — | Bit |
| Maximum Sampling Rate | | 20 | — | — | MHz |
| Minimum Sampling Rate | | — | — | 0.5 | MHz |
| Aperature Delay, TA | | — | 4 | — | ns |
| Aperature Jitter | | — | 30 | — | ps |
| Differential Linearity Error | | — | ±0.3 | ±0.5 | LSB |
| Integral Linearity Error | | — | +0.5 | +1.3 | LSB |
| Differential Gain Error ⑥ | | — | 1 | — | % |
| Differential Phase Error ⑥ | | — | 0.5 | — | deg |

Footnotes:

- ① See Technical Note 4
- ② Short VRB (pin 23) to VRBS (pin 22). Short VRT (pin 17) to VRTS (pin 16).
- ③ Short VRB (pin 23) to AGND. Short VRT (pin 17) to VRTS (pin 16).

- ④ OE=OV, VOH=+DVS-0.5V, VOL=+0.4V
- ⑤ OE=+DVS, VOH=+DVS, VOL=0V
- ⑥ NTSC 40IRE mode ramp, 14.3MHz sampling

| POWER REQUIREMENTS | Min. | Typ. | Max. | Units |
|--|------------------------|--|-------|-------|
| Power Supply (+AVs, +DVs) I A GND - D GND I | +4.75 | +5.0 | +5.25 | Volts |
| Power Supply Current | — | — | 100 | mV |
| Power Dissipation | — | 12 | 17 | mA |
| Physical/Environmental | | | | |
| Operating Temp. Range | -40 to +85°C | | | |
| Storage Temp. Range | -55 to +150°C | | | |
| Package Type | ADC-305-1 ADC-305-3 | 24-pin Plastic DIP 24-pin Plastic SOP | | |
| Weight | ADC-305-1 ADC-305-3 | 2.0 grams 0.3 grams | | |

Technical Notes

- The ADC-305 has separate +AVS and +DVS pins. It is recommended that both +AVS and +DVS be powered from a single supply since a time lag between start up of separate supplies could induce latch up. Other external logic circuits must be powered from a separate digital supply. +DVS (pins 11 and 13) and +AVs (pins 14, 15 and 18) should be tied together externally. DGND (pins 2 and 24) and AGND (pins 20 and 21) should also be tied together externally. Power supply grounds must be connected at one point to the ground plane directly beneath the device. Digital returns should not flow through analog grounds.
- Bypass all power lines to ground with a 0.1μF ceramic chip capacitor in parallel with a 47μF electrolytic capacitor. Locate the bypass capacitor as close to the unit as possible.
- Even though the analog input capacitance is a low 15pF, it is recommended that high frequency input be provided via a high speed buffer amplifier. A parasitic oscillation may be generated when a high speed amplifier is used. A 75 ohm resistor inserted between the output of an amplifier and the analog input of the ADC-305 will improve the situation. A resistor larger than 100 ohms may degrade linearity.
- The input voltage range is determined by voltages applied to VRB (Reference Bottom) and VRT (Reference Top). Keep to the following equations:

$$0V \leq VRB \leq VRT \leq 2.8V$$

$$1.8V \leq VRT - VRB \leq 2.8V$$

The analog input range is normally 2Vp-p.

Self Bias Mode

- Tie VRB to VRBS, and tie VRT to VRTS respectively. The analog input range in this case is +0.64V to +2.73V nominal.
- Tie VRB to AGND, and tie VRT to VRTS respectively. The analog input voltage range is 0 to +2.39V in this case. These values may differ from one device to another. Voltage changes on the +5V supply have a direct influence on the performance of the device. The use of external references is recommended for applications sensitive to gain error.

External Reference Mode

Tie VRB to AGND, and apply +2V to VRT to use at 0 to +2V input voltage range. The reference resistance between VRB and VRT is about 300 ohms. It is important to make the output impedance of the reference source small enough while, at the same time, keeping sufficient drive capacity. Insert a 0.1μF bypass ceramic chip capacitor between VRT and GND to minimize the effect of the 20MHz clock running nearby. See Figure 5.

- Logic inputs are CMOS compatible. Normally a series 74HC is used as a driver. It is recommended to pull up to +5V if the device is driven with TTL.
- The start convert (A/D CLK) pulse can be a 50% duty cycle clock. Both TPW1 and TPW0 are 25ns minimum. A slightly longer TPW1 will improve linearity of the system for higher frequency input signals.
- The digital data outputs are 3-state and TTL compatible. To enable the 3-state outputs, connect the OUTPUT ENABLE (pin 1) to GND. To disable, connect it to +5V. It is recommended that the data outputs be latched and buffered through output registers.
- Maximum 30ns (18ns typical) after the rising edge of the Nth conversion pulse, the result of the (N-3) conversion can be obtained. Data is stored firmly in an output register, such as an 74LS574, using the rising edge of a start convert pulse as a trigger. The (N-4) data is stored in this case. See the timing diagrams, Figure 2 and 4.
- The 20MHz sampling rate is guaranteed. It is not recommended to use this device at sampling rates slower than 500kHz because the droop characteristics of the internal sample and holds will then exceed the limit required to maintain the specified accuracy of the device.

Table 1. Digital Output Coding

| VIN | CODE | STEP | | DATA BITS OUT | |
|----------|-------------------------|------|-----|---------------|---------|
| | | DEC | HEX | MSB | LSB |
| Ov | Zero ↓ | 0 | 00 | 0 0 0 0 | 0 0 0 0 |
| +0.9922V | +1/2FS -1LSB +1.000V | 127 | 7F | 0 1 1 1 | 1 1 ↓ 1 |
| +1.000V | +1/2FS | 128 | 80 | 1 0 0 0 | 0 0 0 0 |
| +1.9922V | +PS | 255 | FF | 1 1 ↓ 1 | 1 1 ↓ 1 |




Figure 2. Timing Diagram




Figure 3. Equivalent Circuits




Figure 4. Timing Chart




Figure 5. Typical Connection Diagram





Figure 6. Typical Performance Curves



ORDERING INFORMATION

| MODEL NUMBER | PACKAGE |
|--------------|----------------------------|
| ADC-305-1 | 24-Pin Plastic DIP 400 mil |
| ADC-305-3 | 24-Pin Plastic SOP 300 mil |

DATEL is a registered trademark of
Murata Power Solutions, Inc.
11 Cabot Boulevard, Mansfield, MA 02048-1151 USA
ITAR and ISO 9001/14001 REGISTERED

Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

© 2011 Murata Power Solutions, Inc.