

# Complete, Quad, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar Voltage Output DACs

**Data Sheet** 

# AD5724R/AD5734R/AD5754R

#### **FEATURES**

Complete, quad, 12-/14-/16-bit DACs
Operates from single/dual supplies
Software programmable output range
+5 V, +10 V, +10.8 V, ±5 V, ±10 V, ±10.8 V

INL error: ±16 LSB maximum, DNL error: ±1 LSB maximum

Total unadjusted error (TUE): 0.1% FSR maximum

Settling time: 10 µs typical

Integrated reference: ±5 ppm/°C maximum

Integrated reference buffers

**Output control during power-up/brownout** 

Simultaneous updating via LDAC

Asynchronous CLR to zero scale/midscale

DSP/microcontroller-compatible serial interface

24-lead TSSOP

Operating temperature range: -40°C to +85°C

iCMOS® process technology

#### **APPLICATIONS**

Industrial automation
Closed-loop servo control, process control
Automotive test and measurement
Programmable logic controllers

#### **GENERAL DESCRIPTION**

The AD5724R/AD5734R/AD5754R are quad, 12-/14-/16-bit serial input, voltage output, digital-to-analog converters (DACs). They operate from single supply voltages of +4.5 V up to +16.5 V or dual supply voltages from  $\pm 4.5$  V up to  $\pm 16.5$  V. Nominal full-scale output range is software selectable from +5 V, +10 V, +10.8 V,  $\pm 5$  V,  $\pm 10$  V, or  $\pm 10.8$  V. Integrated output amplifiers, reference buffers, and proprietary power-up/power-down control circuitry are also provided.

The devices offer guaranteed monotonicity, integral nonlinearity (INL) of  $\pm 16$  LSB maximum, low noise, 10  $\mu$ s typical settling time, and an on-chip  $\pm 2.5$  V reference.

The AD5724R/AD5734R/AD5754R use a serial interface that operates at clock rates up to 30 MHz and are compatible with DSP and microcontroller interface standards. Double buffering allows the simultaneous updating of all DACs. The input coding is user-selectable twos complement or offset binary for a bipolar output (depending on the state of Pin BIN/2sCOMP) and straight binary for a unipolar output. The asynchronous clear function clears all DAC registers to a user-selectable zero-scale or midscale output. The devices are available in a 24-lead TSSOP and offer guaranteed specifications over the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  industrial temperature range.

**Table 1. Pin Compatible Devices** 

Device Number	Description
AD5724/AD5734/AD5754	AD5724R/AD5734R/AD5754R without internal reference.
AD5722/AD5732/AD5752	Complete, dual, 12-/14-/16-bit, serial input, unipolar/bipolar, voltage output DACs.
AD5722R/AD5732R/AD5752R	AD5722/AD5732/AD5752 with internal reference.

Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS		
Features1	Transfer Function	22
Applications1	Input Register	26
General Description	DAC Register	27
Revision History	Output Range Select Register	27
Functional Block Diagram	Control Register	
Specifications	Power Control Register	
AC Performance Characteristics	Design Features	
Timing Characteristics6	Analog Output Control	
Timing Diagrams7	Power-Down Mode	
Absolute Maximum Ratings	Overcurrent Protection	
ESD Caution 9	Thermal Shutdown	
	Internal Reference	
Pin Configuration and Function Descriptions		
Typical Performance Characteristics	Applications Information	
Terminology	+5 V/±5 V Operation	
Theory of Operation	Alternative Power-Up Sequence Support	31
Architecture	Layout Guidelines	31
Power-Up Sequence	Galvanically Isolated Interface	32
Serial Interface	Microprocessor Interfacing	32
Load DAC (LDAC)22	Outline Dimensions	33
Asynchronous Clear (CLR)	Ordering Guide	33
Configuring the AD5724R/AD5734R/AD5754R22		
REVISION HISTORY		
2/2017—Rev. F to Rev. G	5/2010—Rev. A to Rev. B	
Added Power-Up Sequence Section	Changes to Table 5	
Changes to Table 8 and Table 9	Changes to Table 6	10
Changes to Table 11 and Table 12	3/2009—Rev. 0 to Rev. A	
Changes to Analog Output Control Section	Added AD5724R Model	Throughou
Added Alternative Power-Up Sequence Support Section,	Added 12-Bit Resolution	-
Figure 49, and Figure 50; Renumbered Sequentially31	Changes to Resolution and Integral Nonlinearity (I	-
	Parameters (Table 2)	
2/2016—Rev. E to Rev. F	Changes to Endnote 2 (Table 2)	
Changes to Table 2	Added Endnote 4 (Table 4)	
7/2011 P P P	Added Figure 8 and Figure 11	
7/2011—Rev. D to Rev. E	Added Figure 39	16
Changes to t <sub>7</sub> , t <sub>8</sub> , and t <sub>10</sub> Parameters, Table 46	Added Ideal Output Voltage to Input Code	25
5/2011—Rev. C to Rev. D	Relationship—AD5724R Section Added Table 21	
Changes to Configuring the AD5724R/AD5734R/	Changes to Ordering Guide	
AD5754R Section	Changes to Ordering Guide	32
110070 IN Occident	1/2009—Revision 0: Initial Version	
7/2010—Rev. B to Rev. C	2, 2007 Reviolati vi militari velolori	
Changes to Table 20		

# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

# **SPECIFICATIONS**

 $AV_{DD} = 4.5 \text{ V}^1$  to 16.5 V,  $AV_{SS} = -4.5 \text{ V}^1$  to -16.5 V or  $AV_{SS} = 0 \text{ V}$ , GND = 0 V, REFIN = +2.5 V external,  $DV_{CC} = 2.7 \text{ V}$  to 5.5 V,  $R_{LOAD} = 2 \text{ k}\Omega$ ,  $C_{LOAD} = 200 \text{ pF}$ , all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
ACCURACY					Outputs unloaded
Resolution					
AD5754R	16			Bits	
AD5734R	14			Bits	
AD5724R	12			Bits	
Total Unadjusted Error (TUE)	-0.1		+0.1	% FSR	±10 V range
Integral Nonlinearity (INL) <sup>2</sup>					
AD5754R	-16		+16	LSB	
AD5734R	-4		+4	LSB	
AD5724R	-1		+1	LSB	
Differential Nonlinearity (DNL)	-1		+1	LSB	All models, guaranteed monotonic
Bipolar Zero Error	_6		+6	mV	$\pm 10 \text{ V range}$ , $T_A = 25^{\circ}\text{C}$ , error at other temperatures
Dipolar Zero Error			10	1117	obtained using bipolar zero TC
Bipolar Zero TC <sup>3</sup>		±4		ppm FSR/°C	3.4
Zero-Scale Error	-6		+6	mV	$\pm 10 \text{ V range}$ , $T_A = 25^{\circ}\text{C}$ , error at other temperatures
					obtained using zero-scale TC
Zero-Scale TC <sup>3</sup>		±4		ppm FSR/°C	
Offset Error	-6		+6	mV	$\pm 10 \text{V}$ range, $T_A = 25 ^{\circ}\text{C}$ , error at other temperatures
					obtained using offset error TC
Offset Error TC <sup>3</sup>		±4		ppm FSR/°C	
Gain Error	-0.025		+0.025	% FSR	$\pm 10 \text{ V range}$ , $T_A = 25^{\circ}\text{C}$ , error at other temperatures
					obtained using gain TC
Gain Error <sup>3</sup>	-0.065		0		$+10 \text{ V}$ and $+5 \text{ V}$ ranges, $T_A = 25^{\circ}\text{C}$ , error at other
					temperatures obtained using gain TC
Gain Error <sup>3</sup>	0		+0.08		$\pm 5$ V range, $T_A = 25$ °C, error at other temperatures
2				565.06	obtained using gain TC
Gain TC <sup>3</sup>		±4		ppm FSR/°C	
DC Crosstalk <sup>3</sup>			120	μV	
REFERENCE INPUT/OUTPUT					
Reference Input <sup>3</sup>					
Reference Input Voltage		2.5		V	±1% for specified performance
DC Input Impedance	1	5		ΜΩ	
Input Current	-2	±0.5	+2	μΑ	
Reference Range	2		3	V	
Reference Output					
Output Voltage	2.497		2.501	V	T <sub>A</sub> = 25°C
Reference TC <sup>3, 4</sup>		1.8	5	ppm/°C	$T_A = 0$ °C to 85°C
		2.2	10	ppm/°C	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$
Output Noise (0.1 Hz to 10 Hz) <sup>3</sup>		5		μV p-p	
Noise Spectral Density <sup>3</sup>		75		nV/√Hz	At 10 kHz
OUTPUT CHARACTERISTICS <sup>3</sup>					
Output Voltage Range	-10.8		+10.8	V	$AV_{DD}/AV_{SS} = \pm 11.7 \text{ V min, REFIN} = +2.5 \text{ V}$
output voltage hange	-12		+12	V	$AV_{DD}/AV_{SS} = \pm 12.9 \text{ V min, REFIN} = +3 \text{ V}$
Headroom	-12	0.5	0.9	V	7.4 DD/ 7.4 22 — ± 12.2 V HIIII, IVLI IIV — T3 V
Output Voltage TC		0.5 ±4	0.9	ppm FSR/°C	
-				ppm FSR/500 hr	
Output Voltage Drift vs. Time		±12			
Charle Cinavite Courses		±15		ppm FSR/1000 hr	
Short-Circuit Current		20		mA	Farrance (Cod man)
Load	2		4000	kΩ	For specified performance
Capacitive Load Stability			4000	pF	
DC Output Impedance		0.5		Ω	

Rev. G | Page 4 of 33

# **Data Sheet**

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DIGITAL INPUTS <sup>3</sup>					$DV_{CC} = 2.7 \text{ V to } 5.5 \text{ V, JEDEC compliant}$
Input High Voltage, V <sub>H</sub>	2			V	
Input Low Voltage, V <sub>IL</sub>			0.8	V	
Input Current			±1	μΑ	Per pin
Pin Capacitance		5		pF	Per pin
DIGITAL OUTPUTS (SDO) <sup>3</sup>					
Output Low Voltage, Vol			0.4	V	$DV_{cc} = 5 \text{ V} \pm 10\%$ , sinking 200 µA
Output High Voltage, V <sub>он</sub>	DV <sub>cc</sub> – 1			V	DV <sub>cc</sub> = 5 V $\pm$ 10%, sourcing 200 $\mu$ A
Output Low Voltage, Vol			0.4	V	$DV_{cc} = 2.7 \text{ V to } 3.6 \text{ V, sinking } 200 \mu\text{A}$
Output High Voltage, V <sub>OH</sub>	DV <sub>cc</sub> – 0.5			V	$DV_{cc} = 2.7 \text{ V to } 3.6 \text{ V, sourcing } 200 \mu\text{A}$
High Impedance Leakage Current			±1	μΑ	
High Impedance Output		5		pF	
Capacitance					
POWER REQUIREMENTS					
$AV_DD$	4.5		16.5	V	
AVss	-4.5		-16.5	V	
$DV_CC$	2.7		5.5	V	
Power Supply Sensitivity <sup>3</sup>					
$\Delta V_{\text{OUT}}/\Delta AV_{\text{DD}}$		-65		dB	200 mV sine wave superimposed on AVss/AVdd at 50 Hz/60 Hz
$AI_DD$			2.5	mA/channel	Outputs unloaded
			1.75	mA/channel	$AV_{SS} = 0 V$ , outputs unloaded
Alss			2.2	mA/channel	Outputs unloaded
Dlcc		0.5	3	μΑ	$V_{IH} = DV_{CC}$ , $V_{IL} = GND$ , 0.5 $\mu$ A typical
Power Dissipation			310	mW	±16.5 V operation, outputs unloaded
			115	mW	+16.5 V operation, outputs unloaded
Power-Down Currents					All DAC channels and internal reference powered-down
$AI_DD$		40		μΑ	
Alss		40		μΑ	
$DI_cc$		300		nA	

<sup>&</sup>lt;sup>1</sup> For specified performance, headroom requirement is 0.9 V. <sup>2</sup> INL is the relative accuracy. It is measured from Code 512, Code 128, and Code 32 for the AD5754R, AD5734R, and AD5724R respectively.

<sup>&</sup>lt;sup>3</sup> Guaranteed by characterization; not production tested. <sup>4</sup> The on-chip reference is production trimmed and tested at 25°C and 85°C. It is characterized from –40°C to +85°C.

#### **AC PERFORMANCE CHARACTERISTICS**

 $AV_{DD} = 4.5 \text{ V}^1$  to 16.5 V,  $AV_{SS} = -4.5 \text{ V}^1$  to -16.5 V or 0 V, GND = 0 V, REFIN = 2.5 V external,  $DV_{CC} = 2.7 \text{ V}$  to 5.5 V,  $R_{LOAD} = 2 \text{ k}\Omega$ ,  $C_{LOAD} = 200 \text{ pF}$ , all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 3.

Parameter <sup>2</sup>	Min	Тур	Max	Unit	Test Conditions/Comments
DYNAMIC PERFORMANCE					
Output Voltage Settling Time		10	12	μs	20 V step to ±0.03 % FSR
		7.5	8.5	μs	10 V step to ±0.03 % FSR
			5	μs	512 LSB step settling (16-bit resolution)
Slew Rate		3.5		V/µs	
Digital-to-Analog Glitch Energy		13		nV-sec	
Glitch Impulse Peak Amplitude		35		mV	
Digital Crosstalk		10		nV-sec	
DAC-to-DAC Crosstalk		10		nV-sec	
Digital Feedthrough		0.6		nV-sec	
Output Noise					
0.1 Hz to 10 Hz Bandwidth		15		μV р-р	0x8000 DAC code
100 kHz Bandwidth		80		μV rms	
Output Noise Spectral Density		320		nV/√Hz	Measured at 10 kHz, 0x8000 DAC code

<sup>&</sup>lt;sup>1</sup> For specified performance, headroom requirement is 0.9 V.

#### **TIMING CHARACTERISTICS**

 $AV_{DD} = 4.5 \text{ V}$  to 16.5 V,  $AV_{SS} = -4.5 \text{ V}$  to -16.5 V or 0 V, GND = 0 V, REFIN = 2.5 V external,  $DV_{CC} = 2.7 \text{ V}$  to 5.5 V,  $R_{LOAD} = 2 \text{ k}\Omega$ ,  $C_{LOAD} = 200 \text{ pF}$ , all specifications are  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 4.

Parameter 1, 2, 3	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Description	
t <sub>1</sub> <sup>4</sup>	33	ns min	SCLK cycle time	
$t_2$	13	ns min	SCLK high time	
t <sub>3</sub>	13	ns min	SCLK low time	
$t_4$	13	ns min	SYNC falling edge to SCLK falling edge setup time	
<b>t</b> <sub>5</sub>	13	ns min	SCLK falling edge to SYNC rising edge	
t <sub>6</sub>	100	ns min	Minimum SYNC high time (write mode)	
t <sub>7</sub>	7	ns min	Data setup time	
t <sub>8</sub>	2	ns min	Data hold time	
<b>t</b> 9	20	ns min	LDAC falling edge to SYNC falling edge	
t <sub>10</sub>	130	ns min	SYNC rising edge to LDAC falling edge	
t <sub>11</sub>	20	ns min	LDAC pulse width low	
t <sub>12</sub>	10	μs typ	DAC output settling time	
t <sub>13</sub>	20	ns min	CLR pulse width low	
t <sub>14</sub>	2.5	μs max	CLR pulse activation time	
t <sub>15</sub> <sup>5</sup>	13	ns min	SYNC rising edge to SCLK falling edge	
t <sub>16</sub> <sup>5</sup>	40	ns max	SCLK rising edge to SDO valid ( $C_{LSDO}^6 = 15 \text{ pF}$ )	
t <sub>17</sub>	200	ns min	Minimum SYNC high time (readback/daisy-chain mode)	

<sup>&</sup>lt;sup>1</sup> Guaranteed by characterization; not production tested.

<sup>&</sup>lt;sup>2</sup> Guaranteed by design and characterization; not production tested.

<sup>&</sup>lt;sup>2</sup> All input signals are specified with  $t_R = t_F = 5$  ns (10% to 90% of DV<sub>cc</sub>) and timed from a voltage level of 1.2 V.

<sup>&</sup>lt;sup>3</sup> See Figure 2, Figure 3, and Figure 4.

 $<sup>^4</sup>$  To accommodate  $t_{16}$ , in readback and daisy-chain modes the SCLK cycle time must be increased to 90 ns.

<sup>&</sup>lt;sup>5</sup> Daisy-chain and readback mode.

 $<sup>^6</sup>$  C<sub>L SDO</sub> = capacitive load on SDO output.

#### **TIMING DIAGRAMS**




Figure 2. Serial Interface Timing Diagram




Figure 3. Daisy-Chain Timing Diagram




Figure 4. Readback Timing Diagram

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted. Transient currents of up to 100 mA do not cause SCR latch-up.

#### Table 5.

Table 5.			
Parameter	Rating		
AV <sub>DD</sub> to GND	−0.3 V to +17 V		
AV <sub>SS</sub> to GND	+0.3 V to -17 V		
DV <sub>CC</sub> to GND	−0.3 V to +7 V		
Digital Inputs to GND	-0.3 V to DV <sub>CC</sub> + 0.3 V or 7 V (whichever is less)		
Digital Outputs to GND	-0.3 V to DV <sub>CC</sub> + 0.3 V or 7 V (whichever is less)		
REFIN/REFOUT to GND	−0.3 V to +5 V		
V <sub>OUT</sub> x to GND	AV <sub>SS</sub> to AV <sub>DD</sub>		
DAC_GND to GND	−0.3 V to +0.3 V		
SIG_GND to GND	−0.3 V to +0.3 V		
Operating Temperature Range, $T_A$			
Industrial	−40°C to +85°C		
Storage Temperature Range	−65°C to +150°C		
Junction Temperature, T₁ max	150°C		
24-Lead TSSOP			
$\theta_{JA}$ Thermal Impedance	42°C/W		
$\theta_{JC}$ Thermal Impedance	9°C/W		
Power Dissipation	(T <sub>J</sub> max – T <sub>A</sub> )/θ <sub>JA</sub>		
Lead Temperature	JEDEC industry standard		
Soldering	J-STD-020		
ESD (Human Body Model)	3.5 kV		
	·		


Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- 2. IT IS RECOMMENDED THAT THE EXPOSED PAD BE THERMALLY CONNECTED TO A COPPER PLANE FOR ENHANCED THERMAL PERFORMANCE.

Figure 5. Pin Configuration

**Table 6. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	AV <sub>SS</sub>	Negative Analog Supply Pin. Voltage range is from -4.5 V to -16.5 V. This pin can be connected to 0 V if output ranges are unipolar.
2, 6, 12, 13	NC	No Connect. Do not connect to these pins.
3	V <sub>OUT</sub> A	Analog Output Voltage of DAC A. The output amplifier is capable of directly driving a 2 k $\Omega$ , 4000 pF load.
4	V <sub>о∪т</sub> В	Analog Output Voltage of DAC B. The output amplifier is capable of directly driving a 2 kΩ, 4000 pF load.
5	BIN/2sCOMP	This pin determines the DAC coding for a bipolar output range. This pin should be hardwired to either DVcc or GND. When hardwired to DVcc, input coding is offset binary. When hardwired to GND, input coding is twos complement. (For unipolar output ranges, coding is always straight binary.)
7	SYNC	Active Low Input. This is the frame synchronization signal for the serial interface. While SYNC is low, data is
		transferred on the falling edge of SCLK. Data is latched on the rising edge of SYNC.
8	SCLK	Serial Clock Input. Data is clocked into the shift register on the falling edge of SCLK. This operates at clock speeds up to 30 MHz.
9	SDIN	Serial Data Input. Data must be valid on the falling edge of SCLK.
10	LDAC	Load DAC, Logic Input. This is used to update the DAC registers and, consequently, the analog output. When tied permanently low, the addressed DAC register is updated on the rising edge of SYNC. If LDAC is held high during the write cycle, the DAC input register is updated, but the output update is held off until the falling edge of LDAC. In this mode, all analog outputs can be updated simultaneously on the falling edge of LDAC. The LDAC pin should not be left unconnected.
11	CLR	Active Low Input. Asserting this pin sets the DAC registers to zero-scale code or midscale code (user selectable).
14	DV <sub>cc</sub>	Digital Supply Pin. Voltage range is from 2.7 V to 5.5 V.
15	GND	Ground Reference Pin.
16	SDO	Serial Data Output. Used to clock data from the serial register in daisy-chain or readback mode. Data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK.
17	REFIN/REFOUT	External Reference Voltage Input and Internal Reference Voltage Output. Reference input range is 2 V to 3 V. REFIN = 2.5 V for specified performance. REFOUT = 2.5 V ± 2 mV at 25°C.
18, 19	DAC_GND	Ground reference pins for the four digital-to-analog converters.
20, 21	SIG_GND	Ground reference pins for the four output amplifiers.
22	VoutD	Analog Output Voltage of DAC D. The output amplifier is capable of directly driving a 2 k $\Omega$ , 4000 pF load.
23	V <sub>OUT</sub> C	Analog Output Voltage of DAC C. The output amplifier is capable of directly driving a 2 k $\Omega$ , 4000 pF load.
24	AV <sub>DD</sub>	Positive Analog Supply Pin. Voltage range is from 4.5 V to 16.5 V.
	EPAD	Exposed Paddle. The exposed paddle should be connected to the potential of the AV <sub>SS</sub> pin or, alternatively, it can be left electrically unconnected. It is recommended that the paddle be thermally connected to a copper plane for enhanced thermal performance.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. AD5754R Integral Nonlinearity Error vs. Code




Figure 7. AD5734R Integral Nonlinearity Error vs. Code




Figure 8. AD5724R Integral Nonlinearity Error vs. Code




Figure 9. AD5754R Differential Nonlinearity Error vs. Code




Figure 10. AD5734R Differential Nonlinearity Error vs. Code




Figure 11. AD5724R Differential Nonlinearity Error vs. Code




Figure 12. AD5754R Integral Nonlinearity Error vs. Temperature




Figure 13. AD5754R Differential Nonlinearity Error vs. Temperature




Figure 14. AD5754R Integral Nonlinearity Error vs. Supply Voltage




Figure 15. AD5754R Integral Nonlinearity Error vs. Supply Voltage




Figure 16. AD5754R Differential Nonlinearity Error vs. Supply Voltage




Figure 17. AD5754R Differential Nonlinearity Error vs. Supply Voltage




Figure 18. AD5754R Total Unadjusted Error vs. Supply Voltage




Figure 19. AD5754R Total Unadjusted Error vs. Supply Voltage




Figure 20. Zero-Scale Error vs. Temperature




Figure 21. Bipolar Zero Error vs. Temperature




Figure 22. Gain Error vs. Temperature




Figure 23. Digital Current vs. Logic Input Voltage




Figure 24. Output Source and Sink Capability




Figure 25. Full-Scale Settling Time, ±10 V Range




Figure 26. Full-Scale Settling, ±5 V Range




Figure 27. Full-Scale Settling, +10 V Range




Figure 28. Full-Scale Settling, +5 V Range




Figure 29. Digital-to-Analog Glitch Energy




Figure 30. Peak-to-Peak Noise, 0.1 Hz to 10 Hz Bandwidth




Figure 31. Peak-to-Peak Noise, 100 kHz Bandwidth




Figure 32. Output Glitch on Power-Up




Figure 33. REFOUT Turn-On Transient




Figure 34. REFOUT Output Noise (100 kHz Bandwidth)




Figure 35. REFOUT Output Noise (0.1 Hz to 10 Hz Bandwidth)




Figure 36. REFOUT Voltage vs. Load Current




Figure 37. AD5754R Total Unadjusted Error vs. Code




Figure 38. AD5734R Total Unadjusted Error vs. Code




Figure 39. AD5724R Total Unadjusted Error vs. Code




Figure 40. Reference Output TC ( $-40^{\circ}$ C to  $+85^{\circ}$ C)




Figure 41. Reference Output TC (0°C to 85°C)




Figure 42. Reference Output Voltage vs. Temperature (-40°C to+ 85°C)




Figure 43. Reference Output Voltage vs. Temperature (0°C to 85°C)

### **TERMINOLOGY**

#### Relative Accuracy or Integral Nonlinearity (INL)

For the DAC, relative accuracy, or integral nonlinearity, is a measure of the maximum deviation in LSBs from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot can be seen in Figure 6.

#### Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot can be seen in Figure 9.

#### Monotonicity

A DAC is monotonic if the output either increases or remains constant for increasing digital input code. The AD5724R/ AD5734R/AD5754R are monotonic over their full operating temperature range.

#### **Bipolar Zero Error**

Bipolar zero error is the deviation of the analog output from the ideal half-scale output of 0 V when the DAC register is loaded with 0x8000 (straight binary coding) or 0x0000 (twos complement coding). A plot of bipolar zero error vs. temperature can be seen in Figure 21.

#### Bipolar Zero TC

Bipolar zero TC is a measure of the change in the bipolar zero error with a change in temperature. It is expressed in ppm FSR/°C.

#### Zero-Scale Error/Negative Full-Scale Error

Zero-scale error is the error in the DAC output voltage when 0x0000 (straight binary coding) or 0x8000 (twos complement coding) is loaded to the DAC register. Ideally, the output voltage should be negative full-scale  $-1\,$  LSB. A plot of zero-scale error vs. temperature can be seen in Figure 20.

#### **Zero-Scale TC**

Zero-scale TC is a measure of the change in zero-scale error with a change in temperature. It is expressed in ppm FSR/°C.

#### **Output Voltage Settling Time**

Output voltage settling time is the amount of time it takes for the output to settle to a specified level for a full-scale input change. A plot of full-scale settling time can be seen in Figure 25.

#### Slew Rate

The slew rate of a device is a limitation in the rate of change of the output voltage. The output slewing speed of a voltage output DAC is usually limited by the slew rate of the amplifier used at its output. Slew rate is measured from 10% to 90% of the output signal and is given in  $V/\mu s$ .

#### **Gain Error**

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal expressed in % FSR. A plot of gain error vs. temperature can be seen in Figure 22.

#### Gain TC

Gain TC is a measure of the change in gain error with changes in temperature. It is expressed in ppm FSR/°C.

#### **Total Unadjusted Error (TUE)**

Total unadjusted error is a measure of the output error taking all the various errors into account, namely INL error, offset error, gain error, and output drift over supplies, temperature, and time. TUE is expressed in % FSR.

#### Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state, but the output voltage remains constant. It is normally specified as the area of the glitch in nV-sec and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000). See Figure 29.

#### Glitch Impulse Peak Amplitude

Glitch impulse peak amplitude is the peak amplitude of the impulse injected into the analog output when the input code in the DAC register changes state. It is specified as the amplitude of the glitch in millivolts and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000). See Figure 29.

#### Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC but is measured when the DAC output is not updated. It is specified in nV-sec and measured with a full-scale code change on the data bus.

#### **Power Supply Sensitivity**

Power supply sensitivity indicates how the output of the DAC is affected by changes in the power supply voltage. It is measured by superimposing a 50 Hz/60 Hz, 200 mV p-p sine wave on the supply voltages and measuring the proportion of the sine wave that transfers to the outputs.

#### DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC while monitoring another DAC. It is expressed in LSBs.

#### **Digital Crosstalk**

Digital crosstalk is a measure of the impulse injected into the analog output of one DAC from the digital inputs of another DAC but is measured when the DAC output is not updated. It is specified in nV-sec and measured with a full-scale code change on the data bus.

#### **DAC-to-DAC Crosstalk**

DAC-to-DAC crosstalk is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent output change of another DAC. This includes both digital and analog crosstalk. It is measured by loading one of the DACs with a full-scale code change (all 0s to all 1s and vice versa) with  $\overline{\text{LDAC}}$  low and monitoring the output of another DAC. The energy of the glitch is expressed in nV-sec.

#### **Voltage Reference TC**

Voltage reference TC is a measure of the change in the reference output voltage with a change in temperature. The reference TC is calculated using the box method, which defines the TC as the maximum change in the reference output over a given temperature range expressed in ppm/°C as follows;

$$TC = \left[ \frac{V_{REFmax} - V_{REFmin}}{V_{REFnom} \times TempRange} \right] \times 10^{6}$$

where:

 $V_{REFmax}$  is the maximum reference output measured over the total temperature range.

 $V_{\it REFmin}$  is the minimum reference output measured over the total temperature range.

 $V_{REFnom}$  is the nominal reference output voltage, 2.5 V. *TempRange* is the specified temperature range, either 0°C to 85°C or -40°C to +85°C.

### THEORY OF OPERATION

The AD5724R/AD5734R/AD5754R are quad, 12-/14-/16-bit, serial input, unipolar/bipolar, voltage output DACs. They operate from single supply voltages of  $\pm 4.5$  V to  $\pm 16.5$  V or dual supply voltages of  $\pm 4.5$  V to  $\pm 16.5$  V. In addition, the devices have software-selectable output ranges of  $\pm 5$  V,  $\pm 10$  V,  $\pm 10.8$  V,  $\pm 5$  V,  $\pm 10$  V, and  $\pm 10.8$  V. Data is written to the AD5724R/AD5734R/AD5754R in a 24-bit word format via a 3-wire serial interface. The devices also offer an SDO pin to facilitate daisy chaining or readback.

The AD5724R/AD5734R/AD5754R incorporate a power-on reset circuit to ensure that the DAC registers power up loaded with 0x0000. When powered on, the outputs are clamped to 0 V via a low impedance path. The devices also feature on-chip reference and reference buffers.

#### **ARCHITECTURE**

The DAC architecture consists of a string DAC followed by an output amplifier. Figure 44 shows a block diagram of the DAC architecture. The reference input is buffered before being applied to the DAC.




Figure 44. DAC Architecture Block Diagram




Figure 45. Resistor String Structure

The resistor string structure is shown in Figure 45. It is a string of resistors, each of value R. The code loaded to the DAC register determines the node on the string where the voltage is to be tapped off and fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.

#### **Output Amplifiers**

The output amplifiers are capable of generating both unipolar and bipolar output voltages. They are capable of driving a load of 2 k $\Omega$  in parallel with 4000 pF to GND. The source and sink capabilities of the output amplifiers can be seen in Figure 24. The slew rate is 3.5 V/µs with a full-scale settling time of 10 µs.

#### **Reference Buffers**

The AD5724R/AD5734R/AD5754R can operate with either an external or internal reference. The reference input has an input range of 2 V to 3 V with 2.5 V for specified performance. This input voltage is then buffered before it is applied to the DAC cores.

#### **POWER-UP SEQUENCE**

Because the DAC output voltage is controlled by the voltage monitor and control block (see Figure 48), it is important to power the DV $_{\rm CC}$  pin before applying any voltage to the AV $_{\rm DD}$  and AV $_{\rm SS}$  pins; otherwise, the G1 and G2 transmission gates are at an undefined state. The ideal power-up sequence is in the following order: GND, SIG\_GND, DAC\_GND, DV $_{\rm CC}$ , AV $_{\rm DD}$ , AV $_{\rm SS}$ , and then the digital inputs. The relative order of powering AV $_{\rm DD}$  and AV $_{\rm SS}$  is not important, provided that they are powered up after DV $_{\rm CC}$ .

#### **SERIAL INTERFACE**

The AD5724R/AD5734R/AD5754R are controlled over a versatile 3-wire serial interface that operates at clock rates up to 30 MHz. It is compatible with SPI, QSPI™, MICROWIRE, and DSP standards.

#### **Input Shift Register**

The input shift register is 24 bits wide. Data is loaded into the device MSB first as a 24-bit word under the control of a serial clock input, SCLK. The input register consists of a read/write bit, three register select bits, three DAC address bits, and 16 data bits. The timing diagram for this operation is shown in Figure 2.

#### **Standalone Operation**

The serial interface works with both a continuous and a noncontinuous serial clock. A continuous SCLK source can only be used if SYNC is held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data. The first falling edge of SYNC starts the write cycle. Exactly 24 falling clock edges must be applied to SCLK before SYNC is brought high again. If SYNC is brought high before the 24th falling SCLK edge, the data written is invalid. If more than 24 falling SCLK edges are applied before SYNC is brought high, the input data is also invalid. The input register addressed is updated on the rising edge of SYNC. For another serial transfer to take place, SYNC must be brought low again. After the end of the serial data transfer, data is automatically transferred from the input shift register to the addressed register.

When the data has been transferred into the chosen register of the addressed DAC, all DAC registers and outputs can be updated by taking LDAC low while SYNC is high.




Figure 46. Daisy Chaining the AD5724R/AD5734R/AD5754R

#### **Daisy-Chain Operation**

For systems that contain several devices, the SDO pin can be used to daisy-chain several devices together. Daisy-chain mode can be useful in system diagnostics and in reducing the number of serial interface lines. The first falling edge of SYNC starts the write cycle. SCLK is continuously applied to the input shift register when SYNC is low. If more than 24 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting the SDO of the first device to the SDIN input of the next device in the chain, a multidevice interface is constructed. Each device in the system requires 24 clock pulses. Therefore, the total number of clock cycles must equal 24 × N, where N is the total number of AD5724R/AD5734R/AD5754R devices in the chain. When the serial transfer to all devices is complete, SYNC is taken high. This latches the input data in each device in the daisy chain and prevents any further data from being clocked into the input shift register. The serial clock can be a continuous or gated clock.

A continuous SCLK source can only be used if SYNC is held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data.

#### **Readback Operation**

Readback mode is invoked by setting the R/W bit to 1 in the write operation to the serial input shift register. (If the SDO output is disabled via the SDO disable bit in the control register, it is automatically enabled for the duration of the read operation, after which it is disabled again.) With R/W set to 1, Bit A2 to Bit A0 in association with Bit REG2 to Bit REG0 select the register to be read. The remaining data bits in the write sequence are don't care bits. During the next SPI write, the data appearing on the SDO output contains the data from the previously addressed register. For a read of a single register, the NOP command can be used in clocking out the data from the selected register on SDO. The readback diagram in Figure 4 shows the readback sequence. For example, to read back the DAC register of Channel A, implement the following sequence:

- 1. Write 0x800000 to the AD5724R/AD5734R/AD5754R input register. This configures the device for read mode with the DAC register of Channel A selected. Note that all the data bits, DB15 to DB0, are don't care bits.
- 2. Follow this with a second write, a NOP condition, 0x180000. During this write, the data from the register is clocked out on the SDO line.

### LOAD DAC (LDAC)

After data has been transferred into the input register of the DACs, there are two ways to update the DAC registers and DAC outputs. Depending on the status of both SYNC and LDAC, one of two update modes is selected: individual DAC updating or simultaneous updating of all DACs.




Figure 47. Simplified Diagram of Input Loading Circuitry for One DAC

#### **Individual DAC Updating**

In this mode,  $\overline{\text{LDAC}}$  is held low while data is clocked into the input shift register. The addressed DAC output is updated on the rising edge of  $\overline{\text{SYNC}}$ .

#### Simultaneous Updating of All DACs

In this mode,  $\overline{\text{LDAC}}$  is held high while data is clocked into the input shift register. All DAC outputs are asynchronously updated by taking  $\overline{\text{LDAC}}$  low after  $\overline{\text{SYNC}}$  has been taken high. The update now occurs on the falling edge of  $\overline{\text{LDAC}}$ .

#### ASYNCHRONOUS CLEAR (CLR)

CLR is an active low clear that allows the outputs to be cleared to either zero-scale code or midscale code. The clear code value is user selectable via the CLR select bit of the control register (see the Control Register section). It is necessary to keep CLR low for a minimum amount of time to complete the operation (see Figure 2). When the CLR signal is returned high, the output remains at the cleared value until a new value is programmed. The outputs cannot be updated with a new value while the CLR pin is low. A clear operation can also be performed via the clear command in the control register.

#### CONFIGURING THE AD5724R/AD5734R/AD5754R

When the power supplies are applied to the AD5724R/AD5734R/ AD5754R, the power-on reset circuit ensures that all registers default to 0. This places all channels and the internal reference in power-down mode. Bring the DV<sub>CC</sub> high before any of the interface lines are powered. If this is not done, the first write to the device may be ignored. The first communication to the AD5724R/AD5734R/AD5754R should be to set the required output range on all channels (the default range is the 5 V unipolar range) by writing to the output range select register. The user should then write to the power-control register to poweron the required channels and the internal reference, if required. If an external reference source is being used, the internal reference must remain in power-down mode. To program an output value on a channel, that channel must first be powered up; any writes to a channel while it is in power-down mode are ignored. The AD5724R/AD5734R/AD5754R operate with a wide power supply range. It is important that the power supply applied to the devices provide adequate headroom to support the chosen output ranges.

#### TRANSFER FUNCTION

Table 8 to Table 16 show the relationships of the ideal input code to output voltage for the AD5754R, AD5734R, and AD5724R for all output voltage ranges. For unipolar output ranges, the data coding is straight binary. For bipolar output ranges, the data coding is user selectable via the BIN/2sCOMP pin and can be either offset binary or twos complement.

For a unipolar output range, the output voltage expression is given by

$$V_{OUT} = V_{REFIN} \times Gain \left[ \frac{D}{2^N} \right]$$

For a bipolar output range, the output voltage expression is given by

$$V_{OUT} = V_{REFIN} \times Gain \left[ \frac{D}{2^{N}} \right] - \frac{Gain \times V_{REFIN}}{2}$$

where

*D* is the decimal equivalent of the code loaded to the DAC. *N* is the bit resolution of the DAC.

 $V_{REFIN}$  is the reference voltage applied at the REFIN pin. *Gain* is an internal gain the value of which depends on the output range selected by the user as shown in Table 7.

Table 7. Internal Gain Values

Output Range (V)	Gain Value
+5	2
+10	4
+10.8	4.32
±5	4
±10	8
±10.8	8.64

### Ideal Output Voltage to Input Code Relationship—AD5754R

Table 8. Bipolar Output, Offset Binary Coding

	Digit	al Input		Analog Output					
MSB			LSB	±5 V Output Range	±10 V Output Range	±10.8 V Output Range			
1111	1111	1111	1111	+2 × REFIN × (32,767/32,768)	+4 × REFIN × (32,767/32,768)	+4.32 × REFIN × (32,767/32,768)			
1111	1111	1111	1110	+2 × REFIN × (32,766/32,768)	+4 × REFIN × (32,766/32,768)	+4.32 × REFIN × (32,766/32,768)			
			•••						
1000	0000	0000	0001	$+2 \times REFIN \times (1/32,768)$	$+4 \times REFIN \times (1/32,768)$	+4.32 × REFIN × (1/32,768)			
1000	0000	0000	0000	0 V	0 V	0 V			
0111	1111	1111	1111	$-2 \times REFIN \times (1/32,768)$	$-4 \times REFIN \times (1/32,768)$	$-4.32 \times REFIN \times (32,766/32,768)$			
			•••						
0000	0000	0000	0001	$-2 \times REFIN \times (32,767/32,768)$	$-4 \times REFIN \times (32,767/32,768)$	$-4.32 \times REFIN \times (32,767/32,768)$			
0000	0000	0000	0000	$-2 \times REFIN \times (32,768/32,768)$	$-4 \times REFIN \times (32,768/32,768)$	$-4.32 \times REFIN \times (32,768/32,768)$			

Table 9. Bipolar Output, Twos Complement Coding

1 1 /				1 0					
	Digit	al Input		Analog Output					
MSB			LSB	±5 V Output Range	±10 V Output Range	±10.8 V Output Range			
0111	1111	1111	1111	+2 × REFIN × (32,767/32,768)	+4 × REFIN × (32,767/32,768)	+4.32 × REFIN × (32,767/32,768)			
0111	1111	1111	1110	+2 × REFIN × (32,766/32,768)	+4 × REFIN × (32,766/32,768)	+4.32 × REFIN × (32,766/32,768)			
		•••	•••						
0000	0000	0000	0001	$+2 \times REFIN \times (1/32,768)$	$+4 \times REFIN \times (1/32,768)$	$+4.32 \times REFIN \times (1/32,768)$			
0000	0000	0000	0000	ov	0 V	0 V			
1111	1111	1111	1111	$-2 \times REFIN \times (1/32,768)$	$-4 \times REFIN \times (1/32,768)$	$-4.32 \times REFIN \times (1/32,768)$			
			•••						
1000	0000	0000	0001	$-2 \times REFIN \times (32,767/32,768)$	$-4 \times REFIN \times (32,767/32,768)$	$-4.32 \times REFIN \times (32,767/32,768)$			
1000	0000	0000	0000	$-2 \times REFIN \times (32,768/32,768)$	$-4 \times REFIN \times (32,768/32,768)$	$-4.32 \times REFIN \times (32,768/32,768)$			

Table 10. Unipolar Output, Straight Binary Coding

	Digit	al Input		Analog Output				
MSB			LSB	+5 V Output Range	+10 V Output Range	+10.8 V Output Range		
1111	1111	1111	1111	+2 × REFIN × (65,535/65,536)	+4 × REFIN × (65,535/65,536)	+4.32 × REFIN × (65,535/65,536)		
1111	1111	1111	1110	+2 × REFIN × (65,534/65,536)	+4 × REFIN × (65,534/65,536)	+4.32 × REFIN × (65,534/65,536)		
			•••					
1000	0000	0000	0001	+2 × REFIN × (32,769/65,536)	+4 × REFIN × (32,769/65,536)	+4.32 × REFIN × (32,769/65,536)		
1000	0000	0000	0000	+2 × REFIN × (32,768/65,536)	+4 × REFIN × (32,768/65,536)	+4.32 × REFIN × (32,768/65,536)		
0111	1111	1111	1111	+2 × REFIN × (32,767/65,536)	+4 × REFIN × (32,767/65,536)	+4.32 × REFIN × (32,767/65,536)		
			•••					
0000	0000	0000	0001	+2 × REFIN × (1/65,536)	+4 × REFIN × (1/65,536)	$+4.32 \times REFIN \times (1/65,536)$		
0000	0000	0000	0000	ov	ov	0 V		

### Ideal Output Voltage to Input Code Relationship—AD5734R

Table 11. Bipolar Output, Offset Binary Coding

	Digit	tal Input			Analog Output	
MSB			LSB	±5 V Output Range	±10 V Output Range	±10.8 V Output Range
11	1111	1111	1111	+2 × REFIN × (8191/8192)	+4 × REFIN × (8191/8192)	+4.32× REFIN × (8191/8192)
11	1111	1111	1110	+2 × REFIN × (8190/8192)	+4 × REFIN × (8190/8192)	+4.32 × REFIN × (8190/8192)
10	0000	0000	0001	+2 × REFIN × (1/8192)	+4 × REFIN × (1/8192)	+4.32 × REFIN × (1/8192)
10	0000	0000	0000	ov	0 V	ov
01	1111	1111	1111	$-2 \times REFIN \times (1/8192)$	$-4 \times REFIN \times (1/8192)$	-4.32 × REFIN × (1/8192)
	•••		•••			•••
00	0000	0000	0001	$-2 \times REFIN \times (8191/8192)$	-4 × REFIN × (8191/8192)	-4.32 × REFIN × (8191/8192)
00	0000	0000	0000	-2 × REFIN × (8192/8192)	$-4 \times REFIN \times (8192/8192)$	-4.32 × REFIN × (8192/8192)

Table 12. Bipolar Output, Twos Complement Coding

	Digit	al Input			Analog Output	
MSB			LSB	±5 V Output Range	±10 V Output Range	±10.8 V Output Range
01	1111	1111	1111	+2 × REFIN × (8191/8192)	+4 × REFIN × (8191/8192)	+4.32 × REFIN × (8191/8192)
01	1111	1111	1110	+2 × REFIN × (8190/8192)	+4 × REFIN × (8190/8192)	+4.32 × REFIN × (8190/8192)
	•••	•••				
00	0000	0000	0001	+2 × REFIN × (1/8192)	+4 × REFIN × (1/8192)	+4.32 × REFIN × (1/8192)
00	0000	0000	0000	οV	ov	ov
11	1111	1111	1111	$-2 \times REFIN \times (1/8192)$	$-4 \times REFIN \times (1/8192)$	$-4.32 \times REFIN \times (1/8192)$
	•••	•••	•••			
10	0000	0000	0001	$-2 \times REFIN \times (8191/8192)$	$-4 \times REFIN \times (8191/8192)$	$-4.32 \times REFIN \times (8191/8192)$
10	0000	0000	0000	$-2 \times REFIN \times (8192/8192)$	-4 × REFIN × (8192/8192)	-4.32 × REFIN × (8192/8192)

Table 13. Unipolar Output, Straight Binary Coding

	Digit	al Input			Analog Output							
MSB			LSB	+5 V Output Range	+10 V Output Range	+10.8 V Output Range						
11	1111	1111	1111	+2 × REFIN × (16,383/16,384)	+4 × REFIN × (16,383/16,384)	+4.32 × REFIN × (16,383/16,384)						
11	1111	1111	1110	+2 × REFIN × (16,382/16,384)	+4 × REFIN × (16,382/16,384)	+4.32 × REFIN × (16,382/16,384)						
			•••									
10	0000	0000	0001	+2 × REFIN × (8193/16,384)	+4 × REFIN × (8193/16,384)	+4.32 × REFIN × (8193/16,384)						
10	0000	0000	0000	+2 × REFIN × (8192/16,384)	+4 × REFIN × (8192/16,384)	+4.32 × REFIN × (8192/16,384)						
01	1111	1111	1111	+2 × REFIN × (8191/16,384)	+4 × REFIN × (8191/16,384)	+4.32 × REFIN × (8191/16,384)						
			•••									
00	0000	0000	0001	+2 × REFIN × (1/16,384)	+4 × REFIN × (1/16,384)	+4.32 × REFIN × (1/16,384)						
00	0000	0000	0000	0 V	0 V	0 V						

### Ideal Output Voltage to Input Code Relationship—AD5724R

Table 14. Bipolar Output, Offset Binary Coding

	Digital Inp	out		Analog Output	
MSB		LSB	±5 V Output Range	±10 V Output Range	±10.8 V Output Range
1111	1111	1111	+2 × REFIN × (2047/2048)	+4 × REFIN × (2047/2048)	+4.32 × REFIN × (2047/2048)
1111	1111	1110	+2 × REFIN × (2046/2048)	+4 × REFIN × (2046/2048)	+4.32 × REFIN × (2046/2048)
1000	0000	0001	$+2 \times REFIN \times (1/2048)$	$+4 \times REFIN \times (1/2048)$	$+4.32 \times REFIN \times (1/2048)$
1000	0000	0000	0 V	0 V	0 V
0111	1111	1111	$-2 \times REFIN \times (1/2048)$	$-4 \times REFIN \times (1/2048)$	$-4.32 \times REFIN \times (1/2048)$
0000	0000	0001	$-2 \times REFIN \times (2047/2048)$	$-4 \times REFIN \times (2047/2048)$	$-4.32 \times REFIN \times (2047/2048)$
0000	0000	0000	$-2 \times REFIN \times (2048/2048)$	$-4 \times REFIN \times (2048/2048)$	$-4.32 \times REFIN \times (2048/2048)$

**Table 15. Bipolar Output, Twos Complement Coding** 

	Digital Inp	out		Analog Output	
MSB		LSB	±5 V Output Range	±10 V Output Range	±10.8 V Output Range
0111	1111	1111	+2 × REFIN × (2047/2048)	+4 × REFIN × (2047/2048)	+4.32 × REFIN × (2047/2048)
0111	1111	1110	+2 × REFIN × (2046/2048)	+4 × REFIN × (2046/2048)	+4.32 × REFIN × (2046/2048)
0000	0000	0001	+2 × REFIN × (1/2048)	$+4 \times REFIN \times (1/2048)$	+4.32 × REFIN × (1/2048)
0000	0000	0000	ov	ov	ov
1111	1111	1111	$-2 \times REFIN \times (1/2048)$	$-4 \times REFIN \times (1/2048)$	$-4.32 \times REFIN \times (1/2048)$
1000	0000	0001	$-2 \times REFIN \times (2047/2048)$	$-4 \times REFIN \times (2047/2048)$	$-4.32 \times REFIN \times (2047/2048)$
1000	0000	0000	-2 × REFIN × (2048/2048)	$-4 \times REFIN \times (2048/2048)$	-4.32 × REFIN × (2048/2048)

Table 16. Unipolar Output, Straight Binary Coding

	Digital Inp	out		Analog Output	
MSB		LSB	+5 V Output Range	+10 V Output Range	+10.8 V Output Range
1111	1111	1111	+2 × REFIN × (4095/4096)	+4 × REFIN × (4095/4096)	+4.32 × REFIN × (4095/4096)
1111	1111	1110	+2 × REFIN × (4094/4096)	+4 × REFIN × (4094/4096)	+4.32 × REFIN × (4094/4096)
•••					
1000	0000	0001	+2 × REFIN × (2049/4096)	$+4 \times REFIN \times (2049/4096)$	+4.32 × REFIN × (2049/4096)
1000	0000	0000	+2 × REFIN × (2048/4096)	$+4 \times REFIN \times (2048/4096)$	+4.32 × REFIN × (2048/4096)
0111	1111	1111	$+2 \times REFIN \times (2047/4096)$	$+4 \times REFIN \times (2047/4096)$	$+4.32 \times REFIN \times (2047/4096)$
	•••				
0000	0000	0001	+2 × REFIN × (1/4096)	$+4 \times REFIN \times (1/4096)$	+4.32 × REFIN × (1/4096)
0000	0000	0000	ov	0 V	ov

LSB

# AD5724R/AD5734R/AD5754R

#### **INPUT REGISTER**

The input register is 24 bits wide and consists of a read/write bit  $(R/\overline{W})$ , a reserved bit (zero) which must always be set to 0, three register select bits (REG1, REG2, REG3), three DAC address bits (A2, A1, A0), and 16 data bits (data). The register data is clocked in MSB first on the SDIN pin. Table 17 shows the register format, while Table 18 describes the function of each bit in the register. All registers are read/write registers.

Table 17. AD5754R Input Register Format

MSB

DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15 to DB0
R/W	Zero	REG2	REG1	REG0	A2	A1	A0	Data

Table 18.	Innut	Register	Rit	Fun	ctions
Table 18.	mout	Register	DΙ	run	CHOIIS

Data	Descript	tion							
R/W	Indicates	a read fro	m or a write	e to the addressed register					
REG2, REG1, REG0	Used in association with the address bits to determine if a write operation is to the DAC register, output range select register, power control register, or control register								
	REG2 REG1 REG0 Function								
	0	0	0	DAC register					
	0	0	1	Output range select register					
	0	1	0	Power control register					
	0	1	1	Control register					
A2, A1, A0	These bits are used to decode the DAC channels								
	A2 A1 A0 Channel Address								
	0	0	0	DAC A					
	0	0	1	DAC B					
	0	1	0	DAC C					
	0	1	1	DAC D					
	1	0	0	All four DACs					
DB15 to DB0	Data bits	5							

#### **DAC REGISTER**

The DAC register is addressed by setting the three REG bits to 000. The DAC address bits select the DAC channel which the data transfer is to take place (see Table 18). The data bits are in positions DB15 to DB0 for the AD5754R (see Table 19), DB15 to DB2 for the AD5734R (see Table 20), and DB15 to DB4 for the AD5724R (see Table 21).

Table 19. Programming the AD5754R DAC Register

**MSB** 

MSB								LSB
R/W	Zero	REG2	REG1	REG0	A2	A1	A0	DB15 to DB0
0	0	0	0	0	DAC address			16-bit DAC data

#### Table 20. Programming the AD5734R DAC Register

**MSB** 

LSB

R/W	Zero	REG2	REG1	REG0	A2	A1	A0	DB15 to DB2	DB1	DB0
0	0	0	0	0	ı	DAC address		14-bit DAC data	Χ	Χ

Table 21. Programming the AD5724R DAC Register

**MSB** 

**LSB** 

R/W	Zero	REG2	REG1	REG0	A2	A1	A0	DB15 to DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	DAC address			12-bit DAC data	Χ	Χ	Χ	Χ

#### **OUTPUT RANGE SELECT REGISTER**

The output range select register is addressed by setting the three REG bits to 001. The DAC address bits select the DAC channel, while the range bits (R2, R1, R0) select the required output range (see Table 22 and Table 23).

#### Table 22. Programming the Required Output Range

**MSB** 

LSB

R/W	Zero	REG2	REG1	REG0	A2	A1	A0	DB15 to DB3	DB2	DB1	DB0
1/0	0	0	0	1	[	DAC addres	SS	Don't care	R2	R1	R0

**Table 23. Output Range Options** 

R2	R1	R0	Output Range (V)
0	0	0	+5
0	0	1	+10
0	1	0	+10.8
0	1	1	±5
1	0	0	±10
1	0	1	±10.8

#### **CONTROL REGISTER**

The control register is addressed by setting the three REG bits to 011. The value written to the address and data bits determines the control function selected. The control register options are shown in Table 24 and Table 25.

**Table 24. Programming the Control Register** 

**MSB LSB** 

R/W	Zero	REG2	REG1	REG0	A2	<b>A</b> 1	AO	DB15 to DB4	DB3	DB2	DB1	DB0		
0	0	0	1	1	0	0	0	NOP, data = don't care						
0	0	0	1	1	0	0	1	Don't care TSD enable Clamp enable CLR select SDO				SDO disable		
0	0	0	1	1	1	0	0	Clear, data = don't care						
0	0	0	1	1	1	0	1		Load, data = don't care					

#### **Table 25. Control Register Functions**

Option	Description
NOP	No operation instruction used in readback operations.
Clear	Addressing this function sets the DAC registers to the clear code and updates the outputs.
Load	Addressing this function updates the DAC registers and, consequently, the DAC outputs.
SDO disable	Set by the user to disable the SDO output. Cleared by the user to enable the SDO output (default).
CLR select	See Table 26 for a description of the CLR select operation.
Clamp enable	Set by the user to enable the current limit clamp (default). The channel does not power down on detection of overcurrent; the current is clamped at 20 mA.
	Cleared by the user to disable the current-limit clamp. The channel powers down on detection of overcurrent.
TSD enable	Set by the user to enable the thermal shutdown feature. Cleared by the user to disable the thermal shutdown feature (default).

#### **Table 26. CLR Select Options**

	Output CLR Value							
CLR Select Setting	Unipolar Output Range	Bipolar Output Range						
0	0 V	0 V						
1	Midscale	Negative full scale						

#### **POWER CONTROL REGISTER**

The power control register is addressed by setting the three REG bits to 010. This register allows the user to control and determine the power and thermal status of the AD5724R/AD5734R/AD5754R. The power control register options are shown in Table 27 and Table 28.

### **Table 27. Programming the Power Control Register**

MSB LSB

R/W	Zero	REG2	REG1	REG0	A2	<b>A</b> 1	AO	DB15 to DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	0	0	0	Χ	$OC_D$	$OC_C$	$OC_B$	$OC_A$	0	TSD	$PU_{REF}$	$PU_D$	$PU_C$	$PU_B$	$PU_A$

#### **Table 28. Power Control Register Functions**

Option	Description
PU <sub>A</sub>	DAC A power-up. When set, this bit places DAC A in normal operating mode. When cleared, this bit places DAC A in power-down mode (default). After setting this bit to power DAC A, a power-up time of 10 µs is required. During this power-up time the DAC register should not be loaded to the DAC output (see the Load DAC (LDAC) section). If the clamp enable bit of the control register is cleared, DAC A powers down automatically on detection of an overcurrent, and PU <sub>A</sub> is cleared to reflect this.
$PU_B$	DAC B power-up. When set, this bit places DAC B in normal operating mode. When cleared, this bit places DAC B in power-down mode (default). After setting this bit to power DAC B, a power-up time of 10 µs is required. During this power-up time the DAC register should not be loaded to the DAC output (see the Load DAC(LDAC) section). If the clamp enable bit of the control register is cleared, DAC B powers down automatically on detection of an overcurrent, and PU <sub>B</sub> is cleared to reflect this.
PUc	DAC C power-up. When set, this bit places DAC C in normal operating mode. When cleared, this bit places DAC C in power-down mode (default). After setting this bit to power DAC C, a power-up time of 10 µs is required. During this power-up time the DAC register should not be loaded to the DAC output (see the Load DAC(LDAC) section). If the clamp enable bit of the control register is cleared, DAC C powers down automatically on detection of an overcurrent, and PUc is cleared to reflect this.
PU₀	DAC D power-up. When set, this bit places DAC D in normal operating mode. When cleared, this bit places DAC D in power-down mode (default). After setting this bit to power DAC D, a power-up time of 10 µs is required. During this power-up time the DAC register should not be loaded to the DAC output (see the Load DAC(LDAC) section). If the clamp enable bit of the control register is cleared, DAC D powers down automatically on detection of an overcurrent, and PU <sub>D</sub> is cleared to reflect this.
$PU_{REF}$	Reference power-up. When set, this bit places the internal reference in normal operating mode. When cleared, this bit places the internal reference in power-down mode (default).
TSD	Thermal shutdown alert. Read-only bit. In the event of an overtemperature situation, the four DACs are powered down and this bit is set.
$OC_A$	DAC A overcurrent alert. Read-only bit. In the event of an overcurrent situation on DAC A, this bit is set.
$OC_B$	DAC B overcurrent alert. Read-only bit. In the event of an overcurrent situation on DAC B, this bit is set.
$OC_C$	DAC C overcurrent alert. Read-only bit. In the event of an overcurrent situation on DAC C, this bit is set.
$OC_D$	DAC D overcurrent alert. Read-only bit. In the event of an overcurrent situation on DAC D, this bit is set.

### **DESIGN FEATURES**

#### **ANALOG OUTPUT CONTROL**

In many industrial process control applications, it is vital that the output voltage be controlled during power-up. When the supply voltages change during power-up, the  $V_{\text{OUTX}}$  pins are clamped to 0 V via a low impedance path (approximately  $4~\text{k}\Omega$ ). To prevent the output amplifiers from being shorted to 0 V during this time, Transmission Gate G1 is also opened (see Figure 48). These conditions are maintained until the analog power supplies have stabilized and a valid word is written to a DAC register. At this time, G2 opens and G1 closes.




Figure 48. Analog Output Control Circuitry

#### **POWER-DOWN MODE**

Each DAC channel of the AD5724R/AD5734R/AD5754R can be powered down individually. By default, all channels are in power-down mode. The power status is controlled by the power control register (see Table 27 and Table 28 for details). When a channel is in power-down mode its output pin is clamped to ground through a resistance of approximately 4  $k\Omega$  and the output of the amplifier is disconnected from the output pin.

#### **OVERCURRENT PROTECTION**

Each DAC channel of the AD5724R/AD5734R/AD5754R incorporates individual overcurrent protection. The user has two options for the configuration of the overcurrent protection: constant current clamp or automatic channel power-down. The configuration of the overcurrent protection is selected via the clamp enable bit in the control register.

#### **Constant Current Clamp (Clamp Enable = 1)**

If a short circuit occurs in this configuration, the current is clamped at 20 mA. This event is signaled to the user by the setting of the appropriate overcurrent  $(OC_x)$  bit in the power control register. Upon removal of the short-circuit fault, the  $OC_x$  bit is cleared.

#### Automatic Channel Power-Down (Clamp Enable = 0)

If a short circuit occurs in this configuration, the shorted channel powers down and its output is clamped to ground via a resistance of approximately  $4 \, k\Omega$ . Also, at this time, the output of the amplifier is disconnected from the output pin. The short-circuit event is signaled to the user via the overcurrent bits (OC<sub>x</sub>), while the power-up bits (PU<sub>x</sub>) indicate which channels have powered down. After the fault is rectified, the channels can be powered up again by setting the PU<sub>x</sub> bits.

#### THERMAL SHUTDOWN

The AD5724R/AD5734R/AD5754R incorporate a thermal shutdown feature that automatically shuts down the device if the core temperature exceeds approximately 150°C. The thermal shutdown feature is disabled by default and can be enabled via the TSD enable bit of the control register. In the event of a thermal shutdown, the TSD bit of the power control register is set.

#### **INTERNAL REFERENCE**

The on-chip voltage reference is powered down by default. If an external voltage reference source is to be used, the internal reference must remain powered down at all times. If the internal reference is to be used as the reference source, it must be powered up via the PUREF bit of the power control register. The internal reference voltage is accessible at the REFIN/REFOUT pin for use as a reference source for other devices within the system. If the internal reference is to be used external to the AD5724R/AD5734R/AD5754R, it must first be buffered.

# APPLICATIONS INFORMATION +5 V/±5 V OPERATION

When operating from a single +5 V supply or a dual  $\pm 5$  V supply, an output range of +5 V or  $\pm 5$  V is not achievable because sufficient headroom for the output amplifier is not available. In this situation, a reduced reference voltage can be used; for instance, if a 2 V reference produces an output range of +4 V or  $\pm 4$  V, the 1 V of headroom is more than enough for full operation. A standard value voltage reference of 2.048 V can be used to produce output ranges of +4.096 V and  $\pm 4.096$  V. Refer to the Typical Performance Characteristics plots for performance data at a range of voltage reference values.

#### **ALTERNATIVE POWER-UP SEQUENCE SUPPORT**

There may be cases where it is not possible to use the recommended power-up sequence, and in those instances an external circuit shown in Figure 49 is recommended to be used. The circuit shown in Figure 49 ensures that the digital block is powered up first, prior to the analog block, by using a load switch circuit. This circuit targets applications for which either  $AV_{\rm DD}$  or  $AV_{\rm SS}$  or both supplies power up before  $DV_{\rm CC}$ .

Consider the following design rules when choosing the component values for the  $AV_{\rm DD}$  delay circuit.

- R1 ensures that the Q1 gate to source voltage is zero when DV<sub>CC</sub> is in an open state. R1 also prevents false turn on of Q1. However, if DV<sub>CC</sub> is permanently connected to the source, R1 can be removed to conserve power.
- Select Q1 (N-channel MOSFET) with a  $V_{GS}$  threshold that is much lower than the minimum operating  $DV_{CC}$  and a  $V_{DS}$  rating much lower than the maximum operating  $AV_{DD}$ .
- C1, R2, and R3 are the main components that dictates the delay from DV<sub>CC</sub> enable to AV<sub>DD</sub>. Adjust the values according for the desired delay. Choose R2 and R3 values that ensure Q2 turn on.

$$\begin{split} t_{DELAY}(\text{sec}) &= -C_1(R_3 \mid\mid R_2) \times \ln \Bigg[ 1 - \Bigg( \frac{\left| V_{GS} \right|}{V_{EQ}} \Bigg) \Bigg] \end{split}$$
 where  $V_{EQ} = AV_{DD} \Bigg( \frac{R_3}{R_3 + R_2} \Bigg)$ 

 $\begin{array}{ll} \bullet & Q2 \ (P\text{-channel MOSFET}) \ acts \ as \ a \ switch \ that \ allows \ the \\ flow \ of \ current \ from \ V_{IN} \ to \ AV_{DD}; \ therefore, \ choosing \ a \\ MOSFET \ with \ very \ low \ R_{DSON} \ is \ necessary \ to \ minimize \\ losses \ during \ operation. \ Other \ parameters \ such \ as \\ maximum \ V_{DS} \ rating, \ maximum \ drain \ to \ source \ current \\ rating, \ V_{GS} \ threshold \ voltage, \ and \ maximum \ gate \ to \ source \\ voltage \ rating \ must \ also \ be \ taken \ into \ consideration \ when \\ choosing \ Q2. \end{array}$ 




Figure 49. Load Switch Control Circuit

Figure 50 shows an example of the analog supplies powering up before the digital supply. The circuit delays the  $AV_{DD}$  power up until after  $DV_{CC}$ , as shown by the  $AV_{DD}$  (delayed) line.




Figure 50. Delayed Power Supplies Sequence Example

#### **LAYOUT GUIDELINES**

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. Design the printed circuit board on which the AD5724R/AD5734R/AD5754R are mounted so that the analog and digital sections are separated and confined to certain areas of the board. If the AD5724R/AD5734R/AD5754R are in a system which multiple devices require an AGND-to-DGND connection, make the connection at one point only. Establish the star ground point as close as possible to the device.

Bypass the AD5724R/AD5734R/AD5754R with an ample supply of a 10  $\mu F$  capacitor in parallel with a 0.1  $\mu F$  capacitor on each supply located as close to the package as possible, ideally right up against the device. The 10  $\mu F$  capacitors are the tantalum bead type. The 0.1  $\mu F$  capacitor should have low effective series resistance (ESR) and low effective series inductance (ESI) such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

The power supply lines of the AD5724R/AD5734R/AD5754R should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Shield fast switching signals such as clocks with digital ground to avoid radiating noise to other parts of the board and never run them near the reference inputs. A ground line routed between the SDIN and SCLK lines helps reduce crosstalk

between them (this is not required on a multilayer board that has a separate ground plane, but separating the lines does help). It is essential to minimize noise on the REFIN line because it couples through to the DAC output.

Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feed through the board. A microstrip technique is by far the best but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to the ground plane, while signal traces are placed on the solder side.

#### **GALVANICALLY ISOLATED INTERFACE**

In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur. The *i*Coupler\* family of products from Analog Devices, Inc., provides voltage isolation in excess of 2.5 kV. The serial loading structure of the AD5724R/AD5734R/AD5754R makes them ideal for isolated interfaces because the number of interface lines is kept to a minimum. Figure 51 shows a 4-channel isolated interface to the AD5724R/AD5734R/AD5754R using an ADuM1400. For further information, visit www.analog.com/icouplers.




Figure 51. Isolated Interface

#### MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD5724R/AD5734R/AD5754R is via a serial bus that uses a standard protocol compatible with microcontrollers and DSP processors. The communications channel is a 3-wire (minimum) interface consisting of a clock signal, a data signal, and a synchronization signal. The AD5724R/AD5734R/AD5754R require a 24-bit data-word with data valid on the falling edge of SCLK.

For all interfaces, the DAC output update can be initiated automatically when all the data is clocked in, or it can be performed under the control of  $\overline{\text{LDAC}}$ . The contents of the registers can be read using the readback function.

#### AD5724R/AD5734R/AD5754R to Blackfin® DSP Interface

Figure 52 shows how the AD5724R/AD5734R/AD5754R can be interfaced to a Blackfin DSP from Analog Devices. The Blackfin has an integrated SPI port that can be connected directly to the SPI pins of the AD5724R/AD5734R/AD5754R and the programmable input/output pins that can be used to set the state of a digital input such as the  $\overline{\text{LDAC}}$  pin.




Figure 52. AD5724R/AD5734R/AD5754R-to-Blackfin Interface

### **OUTLINE DIMENSIONS**




Figure 53. 24-Lead Thin Shrink Small Outline Package, Exposed Pad [TSSOP\_EP] (RE-24) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Resolution	Temperature Range	INL	Package Description	Package Option
AD5724RBREZ	12	−40°C to +85°C	±1 LSB	24-Lead TSSOP_EP	RE-24
AD5724RBREZ-REEL7	12	−40°C to +85°C	±1 LSB	24-Lead TSSOP_EP	RE-24
AD5734RBREZ	14	-40°C to +85°C	±4 LSB	24-Lead TSSOP_EP	RE-24
AD5734RBREZ-REEL7	14	-40°C to +85°C	±4 LSB	24-Lead TSSOP_EP	RE-24
AD5754RBREZ	16	−40°C to +85°C	±16 LSB	24-Lead TSSOP_EP	RE-24
AD5754RBREZ-REEL7	16	-40°C to +85°C	±16 LSB	24-Lead TSSOP_EP	RE-24
EVAL-AD5754REBZ				Evaluation Board	

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.