

# COMPLETE 12-BIT HIGH-SPEED MONOLITHIC D/A CONVERTER

The AD563 is a monolithic 12-bit resolution D/A converter. It contains a high stability bandgap reference capable of supplying 5.0 mA trimmed to  $\pm 1.0\%$  maximum error. Active laser trimming of thin-film ladder network, span, bipolar offset, and bandgap resistors at wafer level provide accuracy and linearity of better than  $\pm 1/2$  LSB. An innovative bit switching scheme provides fast settling time yet enables selection of CMOS or TTL thresholds which are retained over a wide VCC range from 4.5 to 16.5 volts. Precision internal span resistors allow output voltage options of 0 to 5.0 V, 0 to 10 V,  $\pm 2.5$  V,  $\pm 5.0$  V, and  $\pm 10$  V. 12-bit accuracy and a fast settling time of typically 200 ns (to  $\pm 1/2$  LSB) make this converter ideal for applications such as a fast A/D building block or display driver.

- True 12-Bit Linearity: ±1/2 LSB Max
- Fast Settling Time: ±1/2 LSB in 200 ns Typ
- Fully Monotonic Over Temperature Range
- High-Stability Bandgap Voltage Reference On Chip
- True Binary Coded Inputs
- Selectable Digital Thresholds
- Internal Span Resistors for Generating Output Voltage
- Low Power Consumption: 210 mW
- Low Cost Monolithic Design

#### **BLOCK DIAGRAM** Reference CMOS/TTL Vcc Supply Threshold Bipolar 24<sup>23</sup>22<sup>21</sup>20<sup>19</sup>18<sup>17</sup>16<sup>15</sup>14<sup>13</sup> Offset MSBO O O O O O O O O O LSBO 8 2.49 \$ DAC Out Reference ۰ 9 2.5 Volt Out **Current Switches** 50 6 Reference 10 V 10 ₹.5 11 Reference 20 V 6 C Span 4.99 k Reference R2R Ladder Ground 5 O 76VEE and 012


# LASER TRIMMED HIGH-SPEED 12-BIT D/A CONVERTER

SILICON MONOLITHIC INTEGRATED CIRCUIT



D SUFFIX CERAMIC PACKAGE CASE 716-06

### PIN CONNECTIONS



ORDERING INFORMATION

Device	Temperature Range	Accuracy @ 25°C	Gain TC (ppm of FS/°C)
AD563JD	0°C to +70°C	±1/2 LSB	30
AD563KD	0°C to +70°C	±1/4 LSB	20
AD563SD	-55°C to +125°C	±1/4 LSB	30
AD563TD	-55°C to +125°C	±1/4 LSB	10

MAXIMUM RATING (T<sub>A</sub> = 25°C, Ratings are referred to Ground [Pin 12] unless otherwise noted.)

Rati	ing	Symbol	Value	Unit
Power Supply Voltage		V <sub>CC</sub> V <sub>EE</sub>	+18 -18	Vdc
Reference Ground (Pin 5)		V <sub>AD</sub>	±1.0	Vdc
Applied Output Voltage (Pin 9)		v <sub>o</sub>	-7.0 to +12	Vdc
CMOS/TTL Threshold Select (Pin 2)	_	- 0 to VCC		
Digital Input Voltage (Pins 13 to 24)	VI			
Reference Input to Reference Ground		VRI	±12	Vdc
Reference Current		<sup>I</sup> REF	Short circuit to either Gnd; momentary short circuit to VCC	
Bipolar Offset to Reference Ground		±12	Vdc	
Ten Volt Span Resistor to Reference G	round	_	±12 V	
Twenty Volt Span Resistor to Reference			Vdc	
Power Dissipation		PD	1000	mW
Operating Temperature Range	AD563JD/AD563KD AD563SD/AD563TD	т <sub>А</sub>	0 to +70 -55 to +125	°С
Storage Temperature Range		T <sub>stg</sub>	-65 to +150	°C
Junction Temperature		TJ	+175	°C

#### **TERMINOLOGY**

Nonlinearity (Relative Accuracy) - Maximum output deviation from ideal straight line connecting zero and full-scale readings, expressed as a fraction of LSB or percent of full scale.

Differential Nonlinearity — Maximum deviation in the readings of any two adjacent input bit codes from the ideal LSB step, expressed in fractions of LSB or percentage of full scale. A differential nonlinearity value greater than 1 LSB may lead to nonmonotonic operation.

Monotonicity — For every increase in the input digital word, the output current either remains the same or increases.

The AD563 is guaranteed to be monotonic over temperature.

Settling Time — The elapsed time from the input transition until the output has settled within an error band about its final value

The worst case switching condition occurs when all bits are switched "on", which corresponds to a low-tohigh transition for all bits. This time is typically 200 ns for the output to settle to within  $\pm 1/2$  LSB for 12-bit accuracy. The turn-off time is typically 120 ns. These times apply when the output swing is limited to a small (<0.5 V) swing and the external output capacitance is under 10 pF.

Gain Error — The difference between the actual full scale range (difference in output between all bits on, and all bits off) and the ideal full scale range. Based on a 0 to 10 V output configuration, the ideal FSR is  $\frac{4095}{4096} \times 10 = 9.99756 \text{ V}.$ 

Gain error is expressed in percentage of full scale (FS).

Unipolar Offset Error — Using the configuration shown in Figure 1, with R1 = 10 ohms and with all bits off, the output voltage reading compared to zero is expressed as a percentage of the full scale range. Offset voltage of the output op amp must be nulled.

Bipolar Offset Error — Using the configuration shown in Figure 2, with R2 = 10 ohms with all bits off, the output voltage reading compared to the ideal negative full scale value is expressed as a percentage of the full scale range. Offset voltage of the output op amp must be nulled.

Bipolar Zero Error — Using the configuration shown in Figure 2, with R1 = R2 = 10  $\Omega$ , with the MSB on and all other bits off, the output voltage reading compared to zero is expressed as a percentage of the full-scale range. Offset voltage of the output op amp must be nulled.

Temperature Coefficients — (Unipolar Offset, Bipolar Offset, Gain and Differential Nonlinearity). The maximum deviation of the particular parameter over the specified temperature range, divided by the temperature range, expressed in parts per million of Full Scale Range per degree C.

Compliance Voltage Range — The output terminal voltage range which will provide specified output resistance and current characteristics. The compliance voltage is specified with  $V_{EE}$  = -15. The compliance voltage range follows as VEE is varied.

Power Supply Sensitivity — The change in full scale current caused by a change in VEE or VCC expressed in ppm of full scale current per percent change in VEE or Vcc.

ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = +5.0 V, V<sub>EE</sub> = -15 V, Pin 2 open, T<sub>A</sub> = 25°C, all tests performed using internal reference, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
TTL Digital Logic Levels (All Bits)			·		v
(4.5 V ≤ V <sub>CC</sub> ≤ 16.5 V, T <sub>low</sub> to T <sub>high</sub> , see Note 1)		2.0		_	
Bit On, Logic "1" Bit Off, Logic "0"	ViH VIL		_	0.8	
CMOS Digital Logic Levels (All Pins)					V
$(4.5 \text{ V} \leq \text{V}_{CC} \leq 16.5 \text{ V}, \text{T}_{low} \text{ to T}_{high}, \text{ see Note 1},$					
Pin 2 tied to Pin 1)	VIH	70% V <sub>CC</sub>		_	
Bit On, Logic "1" Bit Off, Logic "0"	ViĽ	-	_	30% V <sub>CC</sub>	
Digital Input Current, CMOS/TTL Levels — Bit On, Logic "1"	IIH		+0.02	+0.1	μА
(Tlow to Thigh, see Note 1)				1.0	
Bit On, Logic "1"	IIH IIL	_	-2.0	+1.0 -75	
Bit Off, Logic "O"	'1L		0 to +5.0		V
Programmable Output Range (See Figures 1 and 2)		_	-2.5 to +2.5	_	
(555 ) (55 )		_	0 to +10 -5.0 to +5.0	- 1	
		_ '	-10 to +10	_	
Output Current	10			<b></b> i	mA
Output Current Unipolar (All Bits On)	1	-1.6	-2.0	-2.4	
Bipolar (All Bits On or Off)		±0.8	±1.0	±1.2	Mo
Output Resistance	RO	1.0	5.0	-	MΩ
(Exclusive of Span Resistors)	co		25		pF
Output Capacitance Output Compliance Voltage Range	Voc	-5.0		+10	v
(Tlow to Thigh, see Note 1)	100				
Nonlinearity AD563KD/AD563SD/AD563TD	NL		_	±1/4	LSB
*DEC3 ID		_	_	(0.006) ±1/2	% of FS LSB
AD563JD	]	_		(0.012)	% of FS
Differential Nonlinearity	_		_	±1/2	LSB
Differential Nonlinearity	Monotonicity Guaranteed				
(Tlow to Thigh, see Note 1)					
Gain Error — Figure 1, R1 = Fixed 10 Ω			±0.1		% of FS
Offset Error	_	-	±0.01	±0.05	% of FS
Unipolar — Figure 1 Bipolar — Figure 2, R2 = Fixed 10 $\Omega$		_	±0.1		
Bipolar Zero Error — Figure 2, R1 = R2 = Fixed 10 Ω			±0.1		% of FS
Gain Adjustment Range — Figure 1			±0.2	_	% of FS
Bipolar Offset Adjustment Range — Figure 2		_	±0.2		% of FS
Unipolar Zero Temperature Coefficient		_	1.0	2.0	ppm/°C
(Tlow to Thigh, see Note 1)					
Bipolar Zero Temperature Coefficient		_	5.0	10	ppm/°C
(Tlow to Thigh, see Note 1)	ļ	<del> </del>		<u> </u>	ppm/°C
Gain Temperature Coefficient, Full Scale (Tlow to Thigh, see Note 1)	ŀ			1	
AD563TD		-	_	10 20	
AD563KD AD563JD/AD563SD		_	_	30	
Differential Nonlinearity Temperature Coefficient	<del>                                     </del>		1.0		ppm/°C
(Tlow to Thigh, see Note 1)					
Settling Time to 1/2 LSB	t <sub>S</sub>	-	0.2	1.2	μs
All Bits On-to-Off or Off-to-On	<del>  , -</del>		5 k	<del> </del>	kΩ
Reference Input Impedance	Zin	2.475	2.500	2.525	Volts
Reference Output Voltage	VRO	5.0	2.500	2.525	mA
Reference Output Current	l <sub>RO</sub>	3.0	<del>                                     </del>	<del> </del>	mA
Power Supply Current (V <sub>CC</sub> +4.5 to +16.5 Vdc)	lcc	_	6.0	10	
(V <sub>CC</sub> +4.5 to +16.5 vdc) (V <sub>EE</sub> -10.8 to -16.5 Vdc)	1EE		-8.0	-12	
Power Supply Gain Sensitivity					ppm of FS/%
(VCC +4.5 to +5.5 Vdc)	PSSIFS+ PSSIFS+	_	2.0 2.0	10 10	
(V <sub>CC</sub> +13.5 to +16.5 Vdc) (V <sub>EE</sub> -10.8 to -16.5 Vdc)	PSSIFS-	_	10	25	
Note 1 Tiens = -55°C for AD563SD/AD563TD Thigh =	+125°C for ADS	63SD/AD56	3TD	•	

0°C for AD563JD/AD563KD

Note 1: T<sub>low</sub> = -55°C for AD563SD/AD563TD Thigh = +125°C for AD563SD/AD563TD +70°C for AD563JD/AD563KD

+5.0 V/+15 V CMOS/TTL Threshold 24 23 22 21 20 19 18 17 16 15 14 13 MSB LSB 11 5.0 k 2.5 V 10 Logic Switches & Level Shifters Gain Adjust 5.0 ≨ k 9 R1 20 Ω 15T 4.99 ki 2.49 k S 5.0 k  $R_{\mathbf{X}}$ 8 R2 R2 20 k Offset 15T Adjust 12 15T 15 V

~ 15 V

FIGURE 1 — AD563 IN TYPICAL UNIPOLAR CONNECTION SCHEME

# **UNIPOLAR DAC OPERATION**

A typical circuit configuration for unipolar operation of AD563 is shown in Figure 1.

# Step 1 — Output Range

Determine which output range is required. For +5.0 Volt full scale (FS) range, connect Pin 10 to output of external operational amplifier output and short Pin 9 to Pin 11. For +10 Volt FS range, connect Pin 10 to external operational amplifier output, Pin 11 remains unconnected.

# Step 2 — Zero Adjust

Turn all bits OFF and adjust R2 until external operational amplifier output is 0 Volts.

# Step 3 — Gain Adjust

Turn all bits ON. Adjust R1 until operational amplifier output reaches 4.9988 Volts for +5.0 Volt range or 9.9976 for +10 Volt range.

+5.0 V/+15 V CMOS/TTL Threshold 24 23 22 21 20 19 18 17 16 15 14 13 Q2 LSB MSB 5.0 k 2.5 V 10 Logic Switches & Level Shifters Gain 5.0 Adjust k O Vout R1 20 Ω 15T 4.99 k 2.49 k ŞRχ 5 O k 8 12 47 - 15 V 20 Ω 15T Offset Ādjust

FIGURE 2 — AD563 IN TYPICAL BIPOLAR CONNECTION SCHEME

#### **BIPOLAR DAC OPERATION**

A typical circuit configuration for bipolar operation of AD563 is shown in Figure 2.

# Step 1 - Output Range

Determine which output range is required. For  $\pm 2.5$  Volt full scale (FS) range, connect Pin 10 to output of external operational amplifier and short Pin 9 to Pin 11. For  $\pm 5.0$  Volt FS range, connect Pin 10 to output of external operational amplifier, Pin 11 remains unconnected. For  $\pm 10$  Volt FS range, connect Pin 11 to output of external operational amplifier, Pin 10 remains unconnected.

# Step 2 — Offset Adjust

Turn all bits OFF and adjust R2 until operational amplifier output is:

- -2.5000 Volt for ±2.5 Volt range
- -5.0000 Volt for ±5.0 Volt range
- -10,0000 Volt for ±10 Volt range

# Step 3 — Gain Adjust (Bipolar Zero)

Turn MSB ON and all other bits OFF. Adjust R1 until operational amplifier output is 0 Volts.

# NOTES:

- 1. For TTL and DTL compatibility, leave Pin 2 open.
- 2. For CMOS compatibility, short Pin 2 to Pin 1.
- 3. Supplies should be bypassed with 0.1  $\mu F$  capacitors.
- In unipolar operation, R<sub>X</sub> should be made equal to the internal feedback resistor. In bipolar, R<sub>X</sub>, equals the feedback resistor in parallel with 2.5 k.