

2-Vrms Cap-Less Line Driver with Adjustable Gain

Features

- Operation Voltage: 3.0V to 3.6V
- Cap-less Output
 - Eliminates Output Capacitors
 - Improves Low Frequency Response
 - Reduces POP/Clicks
 - Reduce Board Area and Component Cost
- Low Noise and THD
 - Typical SNR 107dB
 - Typical Vn 7uVrms
 - Typical THD+N < 0.02%
- Maximum Output Voltage Swing into 10kΩ Load
- 2Vrms at 3.3V Supply Voltage
- 16Ω Output Load Compliant
 Differential Input, single-Ended Output
- External Gain Setting from 1V/V to 10V/V
- Fast Start-up Time: 0.5ms
- Integrated De-Pop Control
- External Under Voltage Protection
- Thermal Protection
- Active Mute Control for Pop-less Audio ON/OFF Control
- +/-8kV IEC ESD Protection at line outputs

Applications

- LCD / PDP TVs
- CD / DVD players
- Set-Top Boxes
- Home Theater in Box

Description

The AD22653B is a 2-Vrms cap-less stereo line driver. The device is ideal for single supply electronics. Cap-less design can eliminate output dc-blocking capacitors for better low frequency response and save cost.


The AD22653B is capable of delivering 2-Vrms output into a $10k\Omega$ load with 3.3V supply. The gain settings can be set by users from $\pm 1V/V$ to $\pm 10V/V$ externally, and gain can be configured individually for R/L channel. The AD22653B has built-in active-mute control for pop-less audio on/off control. The AD22653B has internal and external under voltage protection to prevent POP noise. Built-in de-pop control sequence also help AD22653B to be a pop-less device.

The AD22653B is available in a 14-pin TSSOP package.

Ordering Information

Product ID	Package	Packing	Comments
AD22653B-QH14NAT		96 Units / Tube	
AD22000B-QF14NA1	TSSOP-14	100 Tubes / Small Box	Green (HF)
AD22653B-QH14NAR		2.5k Units Tape & Reel	


Simplified Application Circuit



Publication Date: Feb. 2018 Revision: 1.3 1/19



Pin Assignments



Pin Description


No.	Name	Type ⁽¹⁾	Pin Description
1	RINP	I	Right channel OP positive input
2	RINN	I	Right channel OP negative input
3	OUTR	0	Right channel OP output
4	SGND	Р	Signal ground
5	MUTE	I	Mute, active low
6	PVSS	Р	Supply voltage
7	CN	I/O	Charge-pump flying capacitor negative terminal
8	СР	I/O	Charge-pump flying capacitor positive terminal
9	PVDD	Р	Positive supply
10	PGND	Р	Power ground
11	UVP	I	Under-voltage protection input, internally pulled high
12	OUTL	0	Left channel OP output
13	LINN	I	Left channel OP negative input
14	LINP	I	Left channel OP positive input

⁽¹⁾ I=input, O=output, P=power

Publication Date: Feb. 2018 Revision: 1.3 2/19



Functional Block Diagram



Available Package

Package Type	Device No.	Θ _{ja} (℃/W) ⁽¹⁾	Θ _{jc} (°C/W) ⁽²⁾	
TSSOP-14	AD22653B	100	32	

⁽¹⁾ Θ_{ja} is measured at room temperature (TA=25°C), natural convection environment test board, which is constructed with a thermal efficient, 2-layers PCB. The measurement is tested using the JEDEC51-3 thermal measurement standard.

Marking Information

AD22653B

Line 1: LOGO

Line 2 : Product No.
Line 3 : Tracking Code



Publication Date: Feb. 2018 Revision: 1.3 3/19

⁽²⁾ Θ_{jc} represents the heat resistance for the heat flow between the chip and package's top surface.



Absolute Maximum Ratings⁽¹⁾

SYMBOL	PARAMETER	VALUE	UNIT
	Supply Voltage, V _{DD} to GND	-0.3 to 3.6	٧
V _I	Input Voltage	VSS -0.3 to VDD+0.3	V
R _L	Minimum load impedance	16	Ω
	MUTE to GND	-0.3 to VDD+0.3	٧
T _{stg}	Storage temperature range	-65 to 150	$^{\circ}\!\mathbb{C}$
T _J	Maximum operating junction temperature range	-40 to 150	$^{\circ}\!\mathbb{C}$

⁽¹⁾ The absolute maximum ratings are limiting values of operation, safety of the device cannot be guaranteed if beyond those values.

Recommended Operating Conditions

SYMBOL	PARAMETER	Min	NOM	Max	UNIT	
V_{DD}	Supply Voltage		3.0	3.3	3.6	V
V _{IH}	High Level Input Voltage \overline{MUTE}			60		% of V _{DD}
V _{IL}	Low Level Input Voltage <u>MUTE</u>			40		% of V _{DD}
T _A	Operating Ambient Temperature Range		-40		85	$^{\circ}\!\mathbb{C}$
R _L	Load Resistance		16			Ω

Electrical Characteristics

PVDD=3.3V, T_A =25°C, R_L =10k Ω , C_{FLY} = C_{PVSS} =1 μ F, C_{IN} =1 μ F, R_I =10k Ω , R_F =20k Ω (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	Min	NOM	Max	UNIT
I _{DD}	V _{DD} Supply Current	$\overline{MUTE} = V_{DD}$		7	15	mA
I _{SD}	V _{DD} Shutdown Current	<i>MUTE</i> =0∨			5	μΑ
II	Input Current	MUTE pin		0.1		μA
V	Output Voltage	THD+N=1%, V _{DD} =3.3V,	2.0	2.3		Vrms
Vo	(Outputs In Phase)	f _{IN} =1kHz	2.0	2.3		VIIIIS
THD+N	Total Harmonic	V _O =2Vrms, f _{IN} =1kHz		0.004		%
TTIDTIN	Distortion Plus Noise	V ₀ -2 VIIII3, I _{IN} - IKI IZ		0.004		70
Crosstalk	Channel Separation	V _O =2Vrms, f _{IN} =1kHz		-105		dB
V_N	Output Noise	R _I =10k, R _F =10k		7	15	μVrms
V_{SR}	Slew Rate			8		V/µs
SNR	Signal to Noise Ratio	$V_O=2Vrms$, $R_I=10k$, $R_F=10k$,	90	107		dB
SINK	Signal to Noise Katio	A-weighted	90	107		uБ
G_{BW}	Unit-Gain Bandwidth			8		MHz
A _{VO}	Open-Loop Gain		80			dB
V	Output Offset Voltage	V _{DD} =3.0V to 3.6V, Input	-1			mV
V _{os}	Output Onset voltage	Grounded	- 1		1	IIIV

Publication Date: Feb. 2018 Revision: 1.3 4/19



Electrical Characteristics (Con't)


SYMBOL	PARAMETER	TEST CONDITIONS	Min	NOM	Max	UNIT
PSRR	Power Supply Rejection	V _{DD} =3.0V to 3.6V,		-76	-60	dB
FORK	Ratio	V _{rr} =200mVrms, f _{IN} =1kHz		-70	-00	uБ
R _I	Input Resistor Range		1	10	47	kΩ
В	Feedback Resistor		4.7	20	100	kΩ
R _F	Range		4.7	20	100	K12
f	Charge-Pump		400	500	600	kHz
f _{CP}	Frequency		400	500	600	KIIZ
	Maximum capacitive			220		pF
	Load			220		рΓ
V _{UVP}	External Under Voltage			1.25		V
V UVP	Detection			1.25		V
	External Under Voltage					
I _{HYS}	Detection Hysteresis			5		μΑ
	Current					
TSD	Over Temperature			150		$^{\circ}\! \mathbb{C}$
130	Protection Level			130		
T _{start-up}	Start-up Time			0.5		ms


Publication Date: Feb. 2018 Revision: 1.3 5/19



Typical Characteristics

• Total Harmonic Distortion + Noise (THD+N) vs. Output Power







Publication Date: Feb. 2018 Revision: 1.3 6/19



• Total Harmonic Distortion + Noise (THD+N) vs. Signal Frequency







Publication Date: Feb. 2018 Revision: 1.3 7/19



Crosstalk vs. Signal Frequency



• Gain vs. Signal Frequency



Publication Date: Feb. 2018 Revision: 1.3 8/19




Application Information

■ Line Driver Amplifiers Operation

A conventional inverting line-driver amplifier always requires an output dc-blocking capacitor and a bypass capacitor, see Figure 1. DC blocking capacitors are large in size and cost a lot. It also restricts the output low frequency response. POP will occur if the charge and discharge processes on output capacitors are not carefully take cared. Besides, it needs to wait for a long time to charge V_{OUT} from 0V to VDD/2.

For a cap-less line driver, see figure 2, a negative supply voltage (-VDD) is produced by the integrated charge-pump, and feeds to line driver's negative supply instead of ground. The positive input can directly connect to ground without a C_{BYPASS} , and V_{OUT} is biased at ground which can eliminate the output dc-blocking capacitors. The output voltage swing is doubled compared to conventional amplifiers.






Figure 2. Cap-less Line Driver Amplifier

Publication Date: Feb. 2018 Revision: 1.3 9/19



External Under-Voltage Protection

The external under-voltage protection is used to mute the line-driver before any input voltage change to generate a POP. The threshold of UVP pin is designed to 1.25V. By using a resistor divider, users can decide the UVP level and hysteresis level. The levels can be obtained by following equations:

$$V_{UVP} = (1.25V - 6\mu A \times R13) \times (R11 + R12) / R12$$

 $Hysteresis = 5\mu A \times R13 \times (R11 + R12) / R12$

With the condition R13 >> (R11 // R12).

For example, to obtain V_{UVP} =2.67V, Hysteresis=0.37V, R11=1.5k Ω , R12=1k Ω , R13=30k Ω .





Figure 3-1. Application Circuit of UVP Pin

The UVP pin voltage ripple needs to take care during power up state within 2mS. The UVP pin ripple lower 1.25V by 2~4 times will trigger test mode in Line Driver. To put a capacitor parallel with UVP pin can improve test mode mis-operating triggered while V_{STSTEM} is not stable during power up initially. That's recommended 2mS timing delay to enable the Line Driver after PVDD power up ready.



UVP pin is pulled high internally, and therefore it can be floated to disable the external under-voltage protection feature.



Charge-Pump Operation

The charge-pump is used to generate a negative supply voltage to supply to line-driver. It needs two external capacitors, C_{FLY} and C_{PVSS} , for normal operation, see figure 4 (a). The operation can be analyzed with two phase. In phase I, see figure 4 (b), C_{FLY} is charged to PVDD, and in phase II, see figure 4 (c), the charges on C_{FLY} are shared with C_{PVSS} , that makes PVSS a negative voltage. After an adequate clock cycles, PVSS will be equaled to -PVDD. Low ESR capacitors are recommended, and the typical value of C_{FLY} and C_{PVSS} is $1\mu F$. A smaller capacitance can be used, but the maximum output voltage may be reduced.




Figure 4. Charge-Pump Operation

■ Mute Function

The mute function is used to reduce power consumption while the device is not in use. When a logic low is applied to this pin, the output driver circuits are turned off. Line driver output and PVSS are pulled to ground. When a logic high is applied to mute pin, the PVSS is started to build-up and line driver output signal is released after about 0.5ms typically.

Decoupling Capacitors

A low ESR power supply decoupling capacitor is required for better performance. The capacitor should place as close to chip as possible, the value is typically $1\mu F$. For filtering low frequency noise signals, a $10\mu F$ or greater capacitor placed near the chip is recommended.

■ Input Blocking Capacitors (C_{IN})

An input blocking capacitor is required to block the dc voltage of the audio source and allows the input to bias at a proper dc level for optimum operation. The input capacitor and input resistor (R_I) form a high-pass filter with the corner frequency determined as following equation:

$$f_C = \frac{1}{2\pi R_I C_{IV}}$$

Publication Date: Feb. 2018 Revision: 1.3 11/19



■ Gain Setting Resistors (R_I and R_F)

The line driver's gain is determined by R_I and R_F. The typical configurations of the amplifier are inverting, non-inverting, and differential input, see figure 5. The gain equations are listed as follows:

- (a) Inverting configuration : $A_{V} = -\frac{R_{F}}{R_{I}}$
- (b) Non-inverting configuration : $A_V = 1 + \frac{R_F}{R_I}$
- (c) Differential-input configuration : $A_{V}=\frac{R_{F}}{R_{L}}$




Figure 5. Line Driver Amplifier Configurations

The values of R_I and R_F must be chosen with consideration of stability, frequency response and noise. The recommended value of R_I is in the range from $1k\Omega$ to $47k\Omega$, and R_F is from $4.7k\Omega$ to $100k\Omega$ for. The gain is in the range from -1V/V to -10V/V for inverting configuration. Table 1 lists the recommended resistor values for different configurations.

R _i (kΩ)	$R_F(k\Omega)$	Inverting Input Gain (V/V)	Non-inverting Input Gain (V/V)	Differential Input Gain (V/V)
22	22	-1	2	1
15	30	-2	3	2
33	68	-2.1	3.1	2.1
10	100	-10	11	10

Table 1. Recommended Resistor Values

Publication Date: Feb. 2018 Revision: 1.3 12/19



Second-Order Filter Configuration

AD22653B can be used like a standard OPAMP. Several filter topologies can be implemented by using AD22653B, both single-ended and differential input configuration, see figure 6. For inverting input configuration, the overall gain is $-\frac{R2}{R1}$, the high-pass filter's cutoff frequency is $\frac{1}{2\pi R1C3}$, the

low-pass filter's cutoff frequency is $\frac{1}{2\pi\sqrt{R2R3C1C2}}$, The detail component values are listed on table

2.




Figure 6. Second-order Active Low-Pass Filter

Gain	High	Low						
(V/V)	Pass	Pass	C1 (pF)	C2 (pF)	C3 (µF)	R1 (kΩ)	R2 (kΩ)	R3 (kΩ)
(۷/۷)	(Hz)	(kHz)						
-1	1.6	40	100	680	10	10	10	24
-1.5	1.3	40	68	680	15	8.2	12	30
-2	1.6	60	33	150	6.8	15	30	47
-2	1.6	30	47	470	6.8	15	30	43
-3.33	1.2	30	33	470	10	13	43	43
-10	1.5	30	22	1000	22	4.7	47	27

Table 2. Second-order Low-Pass Filter Specifications

Over-Temperature Protection


AD22653B provide an over-temperature protection to limit the junction temperature to 150° C. As junction temperature exceeds 150° C, internal thermal sensor will turn off the drivers immediately. The drivers will turn on again if the junction temperature is smaller than 130° C. A 20° C hysteresis is designed to lower the average junction temperature during continuous thermal overload conditions, increasing lifetime of the chip.

Publication Date: Feb. 2018 Revision: 1.3 13/19




Typical Application Circuit

■ Inverting Input Line Driver Amplifier




■ Non-inverting Input Line Driver Amplifier






■ Differential Input Line Driver Amplifier




■ Inverting Input Second-Order Active Low-Pass Filter (load support >= 600Ω only)



Publication Date: Feb. 2018 Revision: 1.3 15/19




Differential Input Second-Order Active Low-Pass Filter (load support >= 600Ω only)





Package Outline Drawing TSSOP-14 (173mil)



Crusals of	Dimension in mm				
Symbol	Min	Max			
А	1	1.20			
A1	0.05	0.15			
b	0.19	0.30			
С	0.09	0.16			
D	4.90	5.10			
Е	4.30	4.50			
E1	6.30	6.50			
е	0.65	BSC			
L	0.45	0.75			



Revision History

Revision	Date	Description
0.1	2014.04.08	Original.
0.2	2014.12.09	Added UVP description to avoid UVP pin test mode trigger.
1.0	2015.03.05	Revise version to 1.0
1.1	2016.02.18	Added UVP description into datasheet.
		Change minimum load from 600ohm to 16ohm
1.2	2016.03.11	Add 16 data into Electrical Characteristics and
		Typical Characteristics.
1.3	2018.02.12	Update typical application circuit.

Publication Date: Feb. 2018 Revision: 1.3 18/19



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Feb. 2018 Revision: 1.3 19/19