

Distribution	Internal	Outside
Restraint	Prohibited	Prohibited

7.96cm 320 × 480 16,777,216 colors HVGA Transflective color LCD Module

ACX567AKM-7

Description

This display is a 7.96cm diagonal active matrix transflective color LCD module based on Low temperature polycrystalline silicon TFT technology. This LCD has 320×480 pixels and integrated driver which provides a symmetric module with narrow edge frame. This module includes a LED backlight and a memory integrated one chip driver IC with Low power consumption. The driver IC contains FL3G/SPI and RGB interface circuit, partial memory, CABC function and DC-DC converter. (Application: Smartphone)

Features

◆ LCD type : Transflective

Symmetric and narrow frame edge module

◆ Dot layout : RGB stripe

Number of dots
 ∴ 320 × RGB × 480 / Portrait type
 Dot size
 ∴ 0.046mm × 0.138mm (184ppi)
 ∴ Number of colors
 ∴ 16,777,216 (R,G, B each 8bit)

◆ Interface : 8bit FL3G/SPI or RGB
 ◆ Partial RAM size : 320 × 120 × 3bit
 ◆ Supply voltage : VDD_18 1.8V ± 5%

VDD (VBATT) $3.0V \pm 3\%$

◆ Low power consumption : 32mW (max.) (Vertical B/W worst image @VBATT = 3.7V)

100μW (max.) (Standby mode)

◆ High reflectivity : 1.7% (@Diffusion)

◆ High contrast ratio : 700:1 (typ.) (LED backlight on)

◆ Luminance (LED backlight on) : 400cd/m² (typ.)

◆ Built-in DC-DC converter

◆ Weight : 15g

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

- 1 - E08Z19-SP


Element Structure

◆ Active matrix TFT-LCD panel with built-in peripheral driving circuitry using Low temperature polycrystalline silicon transistors.

- ◆ Driver IC mounted on TFT glass as COG
- ♦ 5 LEDs backlight
- ◆ Hardcoated surface polarizer
- ◆ Number of active dots: 320 (H) × 3 × 480 (V) = 460,800
- **♦** Dimensions
 - ◆ Module dimensions: 49.86mm (W) × 75.19mm (H) × 1.64mm (t)
 - Thickness: from top polarizer to FPC surface
- ◆ Effective display dimensions (Active area): 44.16mm (H) × 66.24mm (V)

Block Diagram

The panel block diagram is shown below.



Matching connector: 501591-3010 (Molex)

Absolute Maximum Ratings


(Vss = 0V)

Parameter	Symbol	Rating	Unit
Power supply voltage 1	VBATT	-0.3 to +5.5	V
Power supply voltage 2	VDD_18	-0.3 to +3.0	V
Logic signal input voltage 1 (*1)	VI1	-0.5 to VDD_18 + 0.5	V
Logic signal output voltage (*2)	Vo	-0.5 to VDD_18 + 0.5	V
Operation temperature	Topr	-10 to +60	°C
Storage temperature	Tstr	-30 to +70	°C

Note) Ta = -30 to +70°C (no damage at -40 to +85°C)

Pin Location

The pin assignment is described in the next page. The location of Pad is shown below.



^{*1} SPI_CS, SPI_DI, SPI_CLK, RESETX

^{*2} SPI_DO, PWM_LCD

ACX567AKM-7



Pin Description


Pin No.	Symbol	I/O	Description
1	N.C.		Non connect. For customer, this pin should be open.
2	BL LED ANODE		Common anode for LED's
3	BL LED CATHODE		Common cathode for LED's
4	SPI_CS	I	Serial interface CHIP SET input
5	PWM_LCD	0	PWM signal output for LCD
6	SPI_DI/DO	I/O	Serial interface DATA input/output
7	N.C.		Non connect. For customer, this pin should be open.
8	GND		Ground
9	N.C.		Non connect. For customer, this pin should be open.
10	GND		Ground
11	GND		Ground
12	FL3G D0-	I	Negative polarity signal of High-speed data channel 0
13	SPI_CLK	I	Serial interface clock input
14	FL3G D0+	I	Positive polarity signal of High-speed data channel 0
15	GND		Ground
16	GND		Ground
17	RESETX	I	Hard reset input. (Active-Low)
18	FL3G CK-	I	Negative polarity signal of High-speed clock channel
19	GND		Ground
20	FL3G CK+	I	Positive polarity signal of High-speed clock channel
21	VBATT	Р	Positive power supply 3.0V
22	GND		Ground
23	VBATT	Р	Positive power supply 3.0V
24	FL3G D1–	I	Negative polarity signal of High-speed data channel 1
25	VDD_18	Р	Positive power supply 1.8V
26	FL3G D1+	I	Positive polarity signal of High-speed data channel 1
27	VDD_18	Р	Positive power supply 1.8V
28	GND		Ground
29	NVM		Non connect. For customer, this pin should be open. Using SONY's manufactory only.
30	N.C.		Non connect. For customer, this pin should be open.



Color Table


Color & gray	Gray scale											D	ata	sign	al										
scale	level	R0	R1	R2	R3	R4	R5	R6	R7	G0	G1	G2	G3	G4	G5	G6	G7	В0	В1	B2	ВЗ	B4	B5	В6	В7
Black	_	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Blue	_	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н
Green	_	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L
Cyan	_	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Red	_	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Magenta	_	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н
Yellow	_	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L
White	_	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Black	GS0	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
↑	GS1	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Darker	GS2	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
↑	_																								
\	_																								
Brighter	GS253	Н	L	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
\downarrow	GS254	L	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Red	GS255	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Black	GS0	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
↑	GS1	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
Darker	GS2	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	L
↑	_																								
\	_																								
Brighter	GS253	L	L	L	L	L	L	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L
\	GS254	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L
Green	GS255	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L
Black	GS0	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
↑	GS1	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L	L
Darker	GS2	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	L	L	L
↑	_																								
\	_																								
Brighter	GS253	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	L	Н	Н	Н	Н	Н	Н
\	GS254	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Blue	GS255	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Η	Ι	Н	Н	Н	Н	Н	Н

Color Coding



Scanning Direction

The scanning direction for the vertical period are A as shown below. This scanning directions is from a front view.



Electrical Characteristics

DC Characteristics

(VBATT = $3.0V \pm 3\%$, VDD_18 = $1.8V \pm 5\%$, Ta = -30 to $+70^{\circ}$ C (no damage at -40 to $+85^{\circ}$ C))

Item	Symbol	Application pins	Condition	Min.	Тур.	Max.	Unit
Power supply voltage 1	VBATT	VBATT		-3%	3.0	3%	V
Power supply voltage 2	VDD_18	VDD_18		-5%	1.80	5%	V
Power supply voltage	VDD_NOISE	VDD_18	*1	_	_	100	mVp-p
noise	VBATT_NOISE	VBATT		_	_	300	mVp-p

^{*1} This value is not symmetric amplitude which center point is VDD_18. The value of VDD_18 is an average value. See example below. These values are valid up to 100MHz.



(VBATT = $3.0V \pm 3\%$, VDD_18 = $1.8V \pm 5\%$, Ta = -30 to $+70^{\circ}$ C (no damage at -40 to $+85^{\circ}$ C))

Item	Symbol	Application pins	Condition	Min.	Тур.	Max.	Unit
Logic High level input voltage 1	VIH1	SPI_CS, SPI_DI,		0.7 × VDD_18	_	VDD_18	V
Logic Low level input voltage 1	VIL1	SPI_CLK, RESETX,		Vss	_	0.3 × VDD_18	V
Logic OUT High level output voltage	VDOH	PWM LCD	IOUT = -1mA	0.8 × VDD_18	_	VDD_18	V
Logic OUT Low level output voltage	VDOL	T VVIVI_LCD	IOUT = +1mA	Vss	_	0.2 × VDD_18	V



PWM Outputs


(VBATT = $3.0V \pm 3\%$, VDD_18 = $1.8V \pm 5\%$, Ta = -30 to $+70^{\circ}$ C (no damage at -40 to $+85^{\circ}$ C))

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
				500		Hz
PWM_LBL duty	dlpwm	LBV[7:0] = 00h to FFh No Load Note2	0	_	100	%

Note 1: The PWM frequency for LCD B/L is adjustable by internal 8bits register that is programmed to NVM in Sony's factory.

Note 2: User can adjust PWM Duty for LCD B/L by register (WRLBV / 51h).

PWM Output for LCD



Input Timing

FlatLink3G Interface

Introduction


The number of data channels between TX and RX is programmable from 1 to 2 depending on bandwidth needed. The data link speed is defined according to pixel clock (PCLK) of RGB I/F and the number of data channels. FlatLink3G has 2 different power modes; shutdown and active. In shutdown mode, FlatLink3G is totally inactive and assumed to consume least power (order of μ A). In active mode, FlatLink3G works as a High-speed data link as defined.

TX adds odd parity bit in every data frame and RX checks the pixel data according to the sent parity.

System Block Diagram and Link Protocol

System Block Diagram of FlatLink3G

FlatLink3G consists of three parts; TX, RX and High-speed signaling channels, as shown below.



VDDI is a link power and logic level supply and GND is a ground level of all circuits from a system power supply.

TX_R[7:0], TX_B[7:0], TX_B[7:0], TX_VS, TX_HS, TX_DE and TX_PCLK are RGB I/F parallel CMOS signals provided for TX. PLL of TX provides necessary multiplied clock internally based on TX_PCLK. TX serializes TX_R[7:0], TX_G[7:0], TX_B[7:0], TX_VS, TX_HS and TX_DE into High-speed data channels, D0+/D0-, D1+/D1-, D2+/D2-, based on the multiplied clock. TX transfers TX_PLCK into a High-speed clock channel, CLK+/CLK-, with its original rate. The number of data channels is programmed by TX_LS and RX_LS.

PLL of RX provides necessary multiplied clock internally based on the High-speed clock channel inputs. RX desterilizes the High-speed data channel inputs into RX_R[7:0], RX_G[7:0], RX_B[7:0], RX_VS, RX_HS and RX_DE based on the multiplied clock. TX transfers the High-speed clock channel into RX_PCLK. RX_R[7:0], RX_G[7:0], RX_B[7:0], RX_VS, RX_HS, RX_DE and RX_PCLK construct RGB I/F parallel CMOS signals as output.

RX XSD are CMOS signals for shutdown of TX and RX.




Link Programmability

The number of High-speed data channels is programmed in NVM by CM[2:0]. Table 1 shows the relation among CM, the number of High-speed data channels, the supported RX_PCLK range and the guaranteed data bandwidth per channel.


Table 1. Link programmability

CM[2:0]	The number of High-speed data channels	Supported RX_PCLK range [MHz]	Supported guaranteed data bandwidth per channel [Mbits/sec]
(0, 0, 1)	2	8.0 - 30.0	120 - 450


Option 1: The number of High-speed data channels is 2;



Protocol for 2-channel deta (16-bit Mode)



Protocol for 2-channel deta (18-bit Mode)



Protocol for 2-channel deta (24-bit Mode)




Two Data Channel Case


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Pixel clock frequency	Pclk		8.0	_	30.0	MHz
Pixel clock cycle	tclk	Ideal tclk	60	_	125	ns
Clock-to-clock position jitter	tCLKjitter		0	_	300	ps
Clock-to-data posittion jitter	t DATAjitter		0	_	330	ps
Ideal tpos0 position	tpos0	Note 2	0	0	0	ns
Ideal tpos1 position	tpos1	Note 2	(1/15) × tclk	(1/15) × tclk	(1/15) × tclk	ns
Ideal tpos2 position	tpos2	Note 2	(2/15) × tclk	(2/15) × tclk	(2/15) × tclk	ns
Ideal tpos3 position	tpos3	Note 2	(3/15) × tclk	(3/15) × tclk	(3/15) × tclk	ns
Ideal tpos4 position	tpos4	Note 2	(4/15) × tclk	(4/15) × tclk	(4/15) × tclk	ns
Ideal tpos5 position	tpos5	Note 2	(5/15) × tclk	(5/15) × tclk	(5/15) × tclk	ns
Ideal tpos6 position	tpos6	Note 2	(6/15) × tclk	(6/15) × tclk	(6/15) × tclk	ns
Ideal tpos7 position	tpos7	Note 2	(7/15) × tclk	(7/15) × tclk	(7/15) × tclk	ns
Ideal tpos8 position	tpos8	Note 2	(8/15) × tclk	(8/15) × tclk	(8/15) × tclk	ns
Ideal tpos9 position	tpos9	Note 2	(9/15) × tclk	(9/15) × tclk	(9/15) × tclk	ns
Ideal tpos10 position	tpos10	Note 2	(10/15) × tclk	(10/15) × tclk	(10/15) × tclk	ns
Ideal tpos11 position	tpos11	Note 2	(11/15) × tclk	(11/15) × tclk	(11/15) × tclk	ns
Ideal tpos12 position	tpos12	Note 2	(12/15) × tclk	(12/15) × tclk	(12/15) × tclk	ns
Ideal tpos13 position	tpos13	Note 2	(13/15) × tclk	(13/15) × tclk	(13/15) × tclk	ns
Ideal tpos14 position	tpos14	Note 2	(14/15) × tclk	(14/15) × tclk	(14/15) × tclk	ns

Note 1: Ta = -30 to +70°C (to +85°C no damage), VDDI = 1.65 to 1.95V, Vss (DGND) = 0V

Note 2: The reference point is when the CLK channel is changing from logical "0" to logical "1" at the 50% level. This reference point is used to defined ideal tposn (n = 0, 1, 2, 3, ..., 14) positions.




Data Position - Two Data Channel Case



Clock and Data Jitters - Two Data Channel Case



DC Characteristics for FlatLink3G




SubLVDS Receiver


SubLVDS Receiver Electrical Characteristics


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Input differential voltage range *1	Vdiff_rx		70	_	200	mVp-p
Input Low level threshold voltage *1	VTHL		-40	_	_	mV
Input High level threshold voltage *1	VTHH		_	_	40	mV
Input common mode voltage range *1	Vcm_rx		0.6	0.9	1.2	V
Common mode ripple *1	Vcm_rx_ripple		- 75	_	75	mV
Differential termination resistor	R_rx	$\begin{array}{c} \text{Rinp: 2 (min),} \\ 3 \text{ (typ),} \\ 7.5 \text{ (max) } \Omega \\ \text{Rinn: 2 (min),} \\ 3 \text{ (typ),} \\ 7.5 \text{ (max) } \Omega \end{array}$	80	100	120	Ω
Self bias resistor	R_self		_	_	500	kΩ
Vdiff_rx rise time (20-80%) *1	tr		_		800	ps
Vdiff_rx fall time (20-80%) *1	tf		_	_	800	ps
Operating frequency			_	_	225	MHz
Amplitude mismatch (ΔVdiff _tx/Vdiff_tx) *2			-10	_	10	%
Common mode mismatch (ΔVcm _tx) *3			-0.1	_	0.1	٧
Rise time difference *4			-100	_	100	ps
Fall time difference *4			-100	_	100	ps
Input leakage current +/-	IIN+/-				90	μА
Output leakage current +/-	IOUT+/–	Note	_	_	3.0	μА

Note) This current is what the host can supply when its differential outputs are in Hi-Z state.

*1








Mismatch is Signal Properties at TX Output Causes Same Mismatches to RX Input


SONY

ACX567AKM-7


- *2 $\Delta Vdiff_tx = Vdiff_CLK Vdiff_DATA$
- *3 $\Delta Vcm_tx = Vcm_CLK Vcm_DATA$



*4 Rise time difference = tr1 - tr2, Fall time difference = tf1 - tf2




The FlatLink3G receiver is understanding that there is logical "1" when a differential voltage is more than VTHH and the FlatLink3G receiver is understanding that there is logical "0" when a differential voltage is more than VTHH. There is undefined state if the differential voltage is less than VTHH and less than VTHH. A reference figure is below.



Differential Inputs Logical "0"s and "1"s, Threshold High/Low, Differential Voltage Range

The FlatLink3G transmitter can be driven to Hi-Z on the host side, when the FlatLink3G interface is not used. Therefore, there is implemented pull-down or pull-up resistor(s) (RSELFBIAS) to avoid e.g. unstable situations for differential inputs of the FlatLink3G receiver.


Therefore, those two examples, which are shown below, are only for reference purposes, when there is defined an implementation of the pull-up or pull-down resistor(s) (RSELFBIAS).



- Note) 1. R_self is used if a transmitter is not driven Clock (CLK+/-) or Data (D1+/-, D0+/-) channels.
 - 2. R_self can be implemented as pull-up or pull-down.

RGB Interface

General Timing Diagram



Note)

The horizontal and vertical blanking number (also sync widths, front and back poach number) are unsettled value in this system, therefore internal synchronization is operated by only DE pulse, HS and VS are only used reset for H system and V system.

General Timing Diagram

The image information must be correct on the display, when the timings are in range on the interface.


However, the image information can be incorrect on the display, when timings are out of the range on the interface (Out of the range timings cannot cause any damage on the display module or it cannot cause any damage on the host side). The correct image information must be displayed automatically (by the display module) on the next frame (vertical sync.), when there is returned from out of the range to in range interface timings.



Updating Order on Display Active Area (Normal Display Mode On + Sleep Out)


There is defined different kind of updating orders for Display. These updating orders are controlled by bits.

Normal Scan Direction Mode




Updating order when MADCTL's B7 = 0 and B6 = 0

Left/Right Inversion Scan Direction Mode



Updating order when MADCTL's B7 = 0 and B6 = 1


Up/Down Inversion Scan Direction Mode



Updating order when MADCTL's B7 = 1 and B6 = 0



Up/Down and Left/Right Inversion Scan Direction Mode



Updating order when MADCTL's B7 = 1 and B6 = 1

Rules for Updating the Display


Condition	Horizontal counter	Vertical counter
An active VS signal is received	Return to 0	Return to 0
Single pixel information of active area is received	Increment by 1	No change
An active HS signal is received after a falling edge of DE signal	Return to 0	Increment by 1

Rules for Updating Order

Condition	Horizontal counter	Vertical counter
An active VS signal is received	Return to 0	Return to 0
Single pixel information of the active area is received	Increment by 1	No change
An active HS signal between two active area lines	Return to 0	Increment by 1
The Horizontal counter value is larger than 319 and the vertical counter value is larger than 479 (In case of 320 × 480 mode)	Return to 0	Return to 0

Note) 1. Pixel order is RGB on the display.


2. Data streaming direction from the host to the display is described in the following figure.



Data streaming order from RGB I/F



Vertical Timing of RGB Interface (RGB I/F / FlatLink3G)



Vertical Timing Diagram of RGB Interface (RGB I/F)

Vertical Timing of RGB Interface (320 × 480 Mode)

 $(Ta = -30 \text{ to } +70^{\circ}\text{C}, V_{DD}I = 1.65 \text{ to } 1.95\text{V}, V_{DD} = 2.3 \text{ to } 4.3\text{V}, V_{SS} = 0\text{V})$


320 × 480 Mode								
Item	Symbol	Condition	Min.	Тур.	Max.	Unit		
Vertical cycle	VP	Normal Mode	486	488	490	lines		
Vertical Low pulse width	VSW	Normal Mode	2	2	4	lines		
Vertical front porch	VFP	Normal Mode	2	3	4	lines		
Vertical back porch	VBP	Normal Mode	2	3	4	lines		
Vertical blanking period	VBL	Normal Mode	6	8	10	lines		
Vertical active area	VDSIP	Normal Mode	_	480	_	lines		
Vertical frequency		Normal Mode	50	60	65	Hz		

Note) 1. Signal rise and fall times are equal or less than 20ns.

- 2. Measuring of input signals are using $0.30 \times VDDI$ for Low state and $0.70 \times VDDI$ for High state.
- 3. Data lines can be set to "High" or "Low" during blanking time Don't care.



Horizontal Timing of RGB Interface (RGB I/F / FlatLink3G)



Horizontal Timing Diagram of RGB Interface

Horizontal Timing of RGB Interface (320 × 480 Mode)


 $(Ta = -30 \text{ to } +70^{\circ}\text{C}, V_{DD}I = 1.65 \text{ to } 1.95\text{V}, V_{DD} = 2.3 \text{ to } 2.9\text{V}, V_{SS} = 0\text{V})$

320 × 480 Mode								
Item	Symbol	Condition	Min.	Тур.	Max.	Unit		
Horizontal cycle	HP	Normal Mode	344	352	376	dots		
Horizontal Low pulse width	HSW	Normal Mode	2	4	52	dots		
Horizontal front porch	HFP	Normal Mode	2	16	52	dots		
Horizontal back porch	HBP	Normal Mode	2	12	52	dots		
Horizontal blanking period	HBL	Normal Mode	24	32	56	dots		
Horizontal active area	HDISP	Normal Mode	_	320	_	dots		
Pixel clock frequency	PCLK	Normal Mode	8.36	10.31	11.98	MHz		

Note) 1. Signal rise and fall times are equal or less than 20ns.

- 2. Measuring of input signals are using $0.30 \times VDDI$ for Low state and $0.70 \times VDDI$ for High state.
- 3. HP is multiples of eight PCLK.
- 4. Data lines can be set to "High" or "Low" during blanking time Don't care.

General Timing Diagram of RGB Interface



General Timing Diagram of RGB Interface

General Timing of RGB Interface

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
VS setup time	VSSU		5	_	_	ns
VS hold time	VSHO		5	_	_	ns
HS setup time	HSSU		5	_	_	ns
HS hold time	HSHO		5	_	_	ns
Phase difference of sync. signal falling edge	HVPD		_	0	_	ns
Pixel clock Low time	PCLKL		15	_	_	ns
Pixel clock High time	PCLKH		15	_	_	ns
Data setup time	DSU		5	_	_	ns
Data hold time	DHO		5		_	ns


Note) 1. Signal rise and fall times are equal or less than 20ns.

2. Measuring of input signals are using $0.30 \times V_{DDI}$ for low state and $0.70 \times V_{DDI}$ for High state.



Serial Interface

Timing of Serial Interface



Timing Diagram of Serial Interface

Timing of Serial Interface


 $(Ta = -30 \text{ to } +70^{\circ}\text{C}, V_{DD}I = 1.65 \text{ to } 1.95\text{V}, V_{DD} = 2.3 \text{ to } 2.9\text{V}, V_{SS} = 0\text{V})$

Item		Symbol	Condition	Min.	Тур.	Max.	Unit
Write mode	Serial clock cycle	tscyc	SPI_CLK	100	_	_	ns
	SCL High pulse width	tshw	SPI_CLK	35	_	_	ns
	SCL Low pulse width	tslw	SPI_CLK	30	_	_	ns
	Data setup time (write)	tsds	SPI_DI	20	_	_	ns
	Data hold time	tsdh	SPI_DI	20	_	_	ns
Read mode	Serial clock cycle	tscyc	SPI_CLK	150	_	_	ns
	SCL High pulse width	tshw	SPI_CLK	60	_	_	ns
	SCL Low pulse width	tslw	SPI_CLK	60	_	_	ns
	Access time (Note 1)	tacc	SPI_DO	10	_	50	ns
	Output disable time (Note 1)	toh	SPI_DO	15	_	50	ns
XSC High pulse width		tchw	SPI_CS	40	_	_	ns
XSC - SCL time		tcss	SPI_CS	30	_	_	ns
		tcsh	SPI_CS	35	_	_	ns

- Note) 1. The output signal's rise and fall times are to be stipulated maximum 15ns.
 - 2. The input signal's rise and fall times are equal or less than 15ns.
 - 3. Logic High and Low levels of input signals are specified as $0.3 \times VDDI$ for Low state and $0.7 \times VDDI$ for High state.
 - 4. SPI_CLK can be High or Low during off state.

tacc and toн Measurement Condition for Serial Interface


Measurement Condition and Setup




Measurement Condition and Setup

Note) Capacitances and resistances of the oscilloscope's probe must be included in external components in these measurements.


Minimum Measurement



Minimum Measurement Timing




Measurement Circuit (Pull-down Resistor)




Measurement Circuit (Pull-up Resistor)


Maximum Measurement



Maximum Measurement Timing



Measurement Circuit (Pull-down Resistor)



Measurement Circuit (Pull-up Resistor)

ACX567AKM-7




One Pixel Data Memory

The display module includes one pixel (24 bit: 8 bits for R, G and B). This memory includes information of the first active pixel on the frame (pixel: 0, 0 = first active line and pixel on the display) from RGB I/F.

The purpose of this memory is that there is possible the check that D[23:0]-lines are working correctly. The information of this memory is read via serial interface.

There will not be any abnormal visible effect on the display when there is written RGB information to this memory or read RGB information via the serial interface from this memory at the same time.

Note) Data read from the one pixel memory not guaranteed if read during the period when first pixel is being written to the display from the FlatLink3G /RGB interface as indicated below: -



Note) There will be no abnormal visible effects on the display when RGB data is written to the one pixel memory or when data is read from the one pixel memory via the read registers.



Serial Interface (SPI)


General Description

The Module uses a 3-wire 9-bit serial interface. The chip-select SPI_CS (active Low) enables and disables the serial interface. RESETX (active Low) is an external reset signal. SPI_CLK is the serial data clock and SPI_DI/DO is serial data.

Serial data must be input to SPI_DI/DO in the sequence D/CX, D7 to D0. The Graphics Controller Chip reads the data at the rising edge of SPI_CLK signal. The first bit of serial data D/CX is data/command flag. When D/CX = "1", D7 to D0 bits are display RAM data or command parameters. When D/CX = "0" D7 to D0 bits are commands.

Command Write

The host CPU drives the SPI_CS pin Low and starts by setting the D/CX-bit on SPI_DI/DO. The bit is read by the display on the first rising edge of SPI_CLK. On the next falling edge of SPI_CLK the MSB data bit (D7) is set on SPI_DI by the CPU. On the next falling edge of SPI_CLK the next bit (D6) is set on SPI_DI. This continues until all 8 Data bits have been transmitted as shown below.




Command Write

Read Functions

The host read mode means that the host reads information from the display module (display driver) via the serial interface. The display driver sends data to the host on a falling edge of SCL and the host reads data on a rising edge of SCL. After reading operation there is a XCS High pulse before next command is sent.

Reading Commands 05h, 06h, 07h, 08h, DAh, DBh, DCh




8-bit Reading Function without Dummy Clock Cycle



Display Module Data Transfer Recovery


If there is a break in data transmission while transferring command, Frame Memory Data or Multiple Parameter command Data, before a whole byte has been completed, then the Display Module will have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (SPI_CS) is next activated.

See the following example:




Serial Interface Break

If a 1 or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than retransmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below:




2. Bitween frames



Serial Interface Break During Parameter

Display Module Data Transfer Pause

It will be possible when transferring Frame Memory Data, Command or Multiple Parameter Data to invoke a pause in the data transmission. If the Chip Select Line is released after a whole byte of Frame Memory Data, Command or Multiple Parameter Data has been completed, then the Display Module will wait and continue the Frame Memory Data, Command or Parameter Data Transmission from the point where it was paused as shown below:



Serial Interface Pause

There are 4 cases when this kind of pause is possible:

- (1) Command Pause Command
- (2) Command Pause Parameter
- (3) Parameter Pause Command
- (4) Parameter Pause Parameter

Display Module Data Transfer Modes

The Module has one color mode for transferring data to the display RAM. This is 3-bit color per pixel. The data format is described for the interface. Data can be downloaded to the Frame Memory by 2 methods.


Method 1

The Image data is sent to the Frame Memory in successive Frame writes, each time the Frame Memory is filled, the Frame Memory pointer is reset to the start point and the next Frame is written.



Method 2

Image Data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Write. Then Start Memory Write command is sent, and a new Frame is downloaded.



Note) These apply to Data Transfer Color mode on the Serial interface.

Power Functions

Power ON and OFF Sequences

VDD_18 and VBATT can be applied in any order.

VBATT and VDD_18 can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VBATT and VDD_18 must be powered down minimum 120ms after RESETX has been released.


During power off, if LCD is in the Sleep In mode, VDD_18 or VBATT can be powered down minimum 0ms after RESETX has been released.

SPI_CS can be applied at any timing or can be permanently grounded. RESETX has priority over SPI_CS.

- Note) 1. There will be no damage to the display module if the power sequences are not met.
 - 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
 - There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
 - 4. If RESETX line is not held stable by host during Power On Sequence as defined in Sections P.35 and P.36, then it will be necessary to apply a Hardware Reset (RESETX) after Host Power On Sequence is complete to ensure correct operation.
 Otherwise function is not guaranteed.

Case-1. RESETX line is held High or unstable by host at power on

If RESETX line is held High or unstable by the host during power on, hardware reset will be applied after both VBATT and VDD_18 have been applied - otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.




tfpwxres1 is applied to RESETX falling in Sleep Out mode. tfpwxres2 is applied to RESETX falling in Sleep In mode.

Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

Power ON/OFF Sequence in Case 1

Case-2. RESETX line is held Low by host at power on

If RESETX line is held Low (and stable) by the host during power on, then the RESETX must be held Low for minimum $10\mu s$ after both VBATT and VDD_18 have been applied.




tfpwxRES1 is applied to RESETX falling in Sleep Out mode. tfpwxRES2 is applied to RESETX falling in Sleep In mode.

Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.


Power ON/OFF Sequence in Case 2




Sleep Out Sequence 1 (I/F: FlatLink3G, Sleep Mode → Normal Mode)



Sleep In Sequence 1 (I/F: FlatLink3G, Normal Mode → Sleep Mode)



Reset Timing




Reset Timing

Reset Timings

Symbol	Item	Min.	Тур.	Max.	Unit
Tnr	Negative noise pulse	_	_	< 5	μS
Trw	Reset pulse width	10	_	_	μS
Trt	Reset cancel time	_	_	< 5 (Note 1)	ms
111	Neset cancer time	_	_	120 (Note 2, 3)	ms
Tst	Reset start time	5	_	10	μS

Note) 1. When reset applied during Sleep in mode.


- 2. When reset applied during Sleep out mode.
- 3. It is necessary to wait 5ms after releasing XRES before sending commands. Also Sleep out command cannot be sent for 120ms.
- 4. The reset cancel time includes also required time for loading ID bytes (or similar) from NVM to ID (or similar) registers.
 - This loading is done every time within 5ms when HW reset is applied.
- 5. During the resetting period (at the end of Tst period), the display will be blanked immediately and then return to default condition for hardware reset.
- 6. Spike rejection also applies during a valid reset pulse as shown below:



Positive Noise Spike During Reset

In-Panel Photo Sensing Device Controller

Block Diagram (Signal Flow Chart)





Interface


Software Interface

The In-panel Light Sensor has some optional function provided by register setting. Some of the resister is public and open to LCD module interface.

Register name	Size of registers	Function	Default	Access
LBV[7:0]	8bit	Write LCD brightness	00h	0x51 (Write) 0x52 (Read)
BCTRL	1bit	Control display	0b	
LD	1bit	Control display	0b	0x53 (Write)
BL	1bit	Control display	0b	0x54 (Read)
LB	1bit	Control display	0b	
CM[1:0]	2bits	Content auto backlight control	00b	0x55 (Write) 0x56 (Read)
CMB[7:0]	8bit	CABC minimum brightness	00h	0x5E (Write) 0x5F (Read)

Register Connection Overview


Public/Private Control registers are connected to each blocks as shown below.





Backlight Brightness Selector


User can select to use either manual B/L values (WRLCDBV[7:0]) or 8'b0. Manual B/L values (WRLCDBV[7:0]) can set between 0 (minimum) and 255 (maximum). In case of using external ALS, user should be set DB = "0".




Dimming Controller

A dimming function is used when changing form one brightness level to another. Dimming function is control 0x53 register for display and 0x63 register for keyboard respectively.

Dimming Off



Dimming On





Contents Auto Backlight Function

Contents Adaptive Function is provided by IC vender's IP. Use can control only CM[1:0] setting defined by 0x55 register. CM[1:0] is defined by below table.

CM1	CM0	Function	Reduction ratio
0	0	CABC off	0
0	1	Desk top mode	< 10%
1	0	Still image mode	> 30%
1	1	Moving image mode	> 30%

Definition of mode:

- ◆ CM[1:0] = 00 (Off mode): Content Auto Backlight control is totally off.
- ◆ CM[1:0] = 01 (Desk top mode): Optimized for UI image. It is kept image quality as much as possible. Target power consumption reduction ratio 10% or less.
- ◆ CM[1:0] = 10 (Still image mode): Optimized for still picture. Some image quality degradation would be acceptable. Target power consumption reduction ratio more than 30%.
- ◆ CM[1:0] = 11 (Moving image mode): Optimized for moving image. If is focused on the biggest power reduction with image quality degradation. Target power consumption reduction ratio more than 30%.

LCD Backlight Control Integrator

Configuration

When CM[1:0] is 00, Contents adaptive function is turned off and minimum brightness limitation; CMB[7:0] must not applied to the result.

When CM[1:0] is not 00, Contents adaptive function is turned on and calculated CABC and LABC must not be smaller than CMB[7:0].

		C[1:0] > 0	C[1:0] = 0
CABC × WRLCDBV < WRCABC	WRLCDBV < WRCABC	WRLCDBV	WRLCDBV
CABC × WRECDBV > WRCABC	WRLCDBV ≥ WRCABC	WRCABC	WRLCDBV
CABC × WRLCDBV > WRCABC	WRLCDBV < WRCABC	_	_
CADO × WILLODDV Z WILCADO	$WRLCDBV \geq WRCABC$	$WRLCDBV \times CABC$	WRLCDBV



Commands for Serial Interface

Command Set

Operational code [HEX]	Function	Number of parameter bytes	Parameters
0	No operation	0	_
1	Software reset	0	_
5	Read number of parity errors	1	_
6	Read red color	1	Red information from one pixel memory
7	Read green color	1	Green information from one pixel memory
8	Read blue color	1	Blue information from one pixel memory
10	Sleep in	0	_
11	Sleep out	0	_
28	Display off	0	_
29	Display on	0	_
36	Memory access control	1	1 byte for memory access definition
3A	Interface color format	1	1 byte for color format
51	Write LCD brightness	1	
52	Read LCD brightness	1	
53	Write CTRL LCD	1	
54	Read CTRL LCD	1	
55	Write content auto backlight control	1	
56	Read content auto backlight control	1	
5E	Write CABC minimum brightness	1	
5F	Read CABC minimum brightness	1	
DA	Read ID1	1	Fixed value (10h)
DB	Read ID2	1	Module version
DC	Read ID3	1	Module ID (XXh)

- Note) 1. Undefined commands are working as a NOP (00h) command.
 - 2. B0h to D9h and DEh to FFh are for factory use (Display manufacturer area). After shipping these commands are acting as same as NOP (00h) commands for end customer.
 - Commands 10h, 28h, 29h, and 36h (Bits: B4, only) are updated during V-sync when the display module is in Sleep Out mode to avoid abnormal visual effects.
 During Sleep In mode, these commands are updated immediately.

ACX567AKM-7



Command Description

NOP (00h)

00H				١	IOP (No	operatio	on)				
001	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	0	0	0	0	0	0	0	0	00	
Parameter	No para	meter									
Description	This cor	nmand is	an emp	ty comma	nd. It doe	s not ha	ve any eff	ect on the	display r	nodule.	
Restrictions											
Register		Status Availability Normal mode, Sleep out Yes									
availability			ŀ	Partial mo	de, Sleep eep in	out	Yes Yes				
Default		Status Default value Power on sequence N/A SW reset N/A HW reset N/A									
Flow chart											



Software Reset (01h)

01H		SWRESET (Software reset)											
	D/CX	D7	D6	D5	D3	D2	D1	D0	HEX				
Command	0	0	0	0	0	0	0	0	1	01			
Parameter	No para	No parameter											
Description	commai commai black in	When software reset command is applied, it causes software reset. It resets the commands and parameters to their SW reset default values. (See default tables in each command description.) The display is blank (white in case of normally white display, black in case of normally black display) immediately. Note) The single pixel memory content is unaffected by this command.											
Restrictions	If SW re sending first 5ms	t is necessary to wait 5ms before sending new command following software reset. f SW reset is applied during Sleep out mode, it is necessary to wait 120ms before ending Sleep out command. Factory default settings are loaded from NVM during the first 5ms after S/W reset command is sent.											
			Г		Status		Availability	7					
Register			ŀ		ode, Sleep	out	Yes	_					
availability			ŀ		de, Sleep		Yes						
			[eep in		Yes						
Default				Power of SV	Status on sequenc V reset V reset		Default value N/A N/A N/A						
Flow chart	SWRESET Display whole white screen Display Set registers to the SW reset default values Mode Sleep-in mode Legend Display Action Mode Sequential transfer												



Read Number of Parity Errors (05h)

05H		RDNUMPE (Read Number of Parity Errors)											
	D/CX												
Command	0	0	0	0	0	0	1	0	1	05			
1st parameter	_	P7	P6	P5	P4	P3	P2	P1	P0	XX			
Description	Bits P[6	The first parameter returns the number of detected errors on the FlatLink3G interface: Bits P[6:0] indicate the number of parity errors. Bit P7 indicate there is an overflow in bits P[6:0].											
Restrictions													
Register availability			[Normal mo	tatus ode, Sleep ode, Sleep eep in	out	Availability Yes Yes Yes						
Default		Status Default value Power on sequence 00h SW reset 00h HW reset 00h											
Flow chart			Reset RD	Send 1st paramete	o 00н Bit D0 to "	Host Display	- P	Display Action Mode equential transfer					



Read Red Color (06h)

06H	RDRED (Read red color)												
	D/CX												
Command	0	0	0	0	0	0	1	1	0	06			
1st parameter	_	R7	R6	R5	R4	R3	R2	R1	R0	xx			
Description	used Ro 16 bit fo 18 bit fo 24 bit fo	The first parameter is telling red color value of the first pixel of the frame when there is sed RGB I/F. 6 bit format: R5 is MSB and R1 is LSB. R7, R6 and R0 are set to "0". 8 bit format: R5 is MSB and R0 is LSB. R7 and R6 are set to "0". 4 bit format: R7 is MSB and R0 is LSB. 6ee: P.29											
Restrictions													
Register availability				Normal mo	itatus ode, Sleep ode, Sleep eep in		Availability Yes Yes Yes						
Default	Status Default value Power on sequence 00h SW reset 00h HW reset 00h												
Flow chart	RDRED Host Display Send 1st parameter Mode Sequential transfer												



Read Green Color (07h)

07H				RDGR	REEN (Re	ad gre	en color)					
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	0	0	0	0	0	1	1	1	07		
1st parameter	<u> </u>	G7	G6	G5	G4	G3	G2	G1	G0	xx		
Description	is used 16 and 24 bit fo	ne first parameter is telling green color value of the first pixel of the frame when there used RGB I/F. 3 and 18 bit formats: G5 is MSB and G0 is LSB. G7 and G6 are set to "0". 4 bit format: G7 is MSB and G0 is LSB. 6 ee: P.29										
Restrictions												
Register availability				Normal mo	otatus ode, Sleep ode, Sleep eep in		Availability Yes Yes Yes					
Default				Power o	itatus In sequenc V reset V reset		Default value 00h 00h 00h					
Flow chart				RDGREEN Send 1st parameter		Host Display	<	Command Parameter Display Action Mode Sequential transfer]			



Read Blue Color (08h)

08H		RDBLUE (Read blue color)										
	D/CX											
Command	0	0	0	0	0	1	0	0	0	08		
1st parameter	_	В7	В6	B5	B4	ВЗ	B2	B1	B0	xx		
Description	used Ro 16 bit fo 18 bit fo 24 bit fo	The first parameter is telling blue color value of the first pixel of the frame when there is used RGB I/F. 6 bit format: B5 is MSB and B1 is LSB. B7, B6 and B0 are set to "0". 8 bit format: B5 is MSB and B0 is LSB. B7 and B6 are set to "0". 24 bit format: B7 is MSB and B0 is LSB. 36 bee: P.29										
Restrictions												
Register availability				Normal mo	Status ode, Sleep ode, Sleep eep in		Availability Yes Yes Yes					
Default		Status Default value Power on sequence 00h SW reset 00h HW reset 00h										
Flow chart	Legend Command Parameter Host Display Send 1st parameter Mode Sequential transfer											



Sleep In (10h)

10H	SLPIN (Sleep in)												
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	0	0	0	1	0	0	0	0	10			
Parameter	No para	No parameter											
Description	mode. I SPI and and the MCU wi used) o and this Normal down at	This command causes the LCD module to enter the minimum power consumption mode. In this mode the DC/DC converter is stopped and panel scanning is stopped. SPI and RGB I/F as well as Single Pixel Memory and Frame Memory are still working and the memory keeps its contents. The FlatLink3G receiver is Low power mode. MCU will send PCLK, HS and VS information on FlatLink3G (if FlatLink3G mode is used) or RGB I/F (if RGB I/F Mode is used) for Blank display after Sleep In command and this information is valid during 2 frames after Sleep In command if there is used Normal Display Mode On in Sleep Out -mode. The FlatLink3G receiver is powered lown after these 2 frames if FlatLink3G mode is used. There is used an internal oscillator for blank display in Partial Mode On.											
Restrictions	can only sending stabilize	This command has no effect when module is already in Sleep in mode. Sleep in mode can only be exit by the Sleep out command (11h). It is necessary to wait 5ms before sending next command, this is to allow time for supply voltages and clock circuit to stabilize. It is necessary to wait 120ms after sending Sleep out command (when in Sleep in mode) before Sleep in command can be sent.											
Register availability		Status Availability Normal mode, Sleep out Yes Partial mode, Sleep out Yes Sleep in Yes											
Default				Power o	itatus n sequenc V reset V reset	e Sle	efault value eep in mod eep in mod	e e					
Flow chart	Display whole white screen (No effect to DISPON/DISPOFF commands Stop DC-DC converter Display Stop internal oscillator Stop internal oscillator Mode Sequential transfer												

ACX567AKM-7



Sleep Out (11h)

11H	SLPOUT (Sleep out)												
	D/CX	D7	D6	D5	D4	D3	3 [D2	D1	D0	HEX		
Command	0	0	0	0	1	0		0	0	1	11		
Parameter	No para	meter		•			'						
Description	panel so FlatLink Sleep C comma On. The (2 VS) a Display	This command turns off Sleep mode. In this mode the DC/DC converter is enabled and panel scanning is started. MCU will start to send PCLK, HS and VS information on FlatLink3G (if FlatLink3G mode is used) or RGB I/F (if RGB I/F mode is used) before Sleep Out command and this information is valid at least 2 frames before Sleep Out command, if there is left Sleep In -mode to Sleep Out -mode in Normal Display Mode On. The FlatLink3G receiver is High power mode and stabilized within 2 image frames (2 VS) after this command, if there is left Sleep In -mode to Sleep Out -mode in Normal Display Mode On and FlatLink3G mode is used. There is used an internal oscillator for blank display in Partial Mode On. This command has no effect when module is already in Sleep out mode. Sleep out											
Restrictions	mode control before stability	This command has no effect when module is already in Sleep out mode. Sleep out mode can only be exit by the Sleep in command (10h). It is necessary to wait 5ms before sending next command, this is to allow time for supply voltages and clock circuit to stabilize. It is necessary to wait 120ms after sending Sleep In command (when in Sleep out mode) before Sleep out command can be sent.											
Register availability	Status Normal mode, Sleep out Partial mode, Sleep out Sleep in						Availability Yes Yes Yes Yes						
Default				Power o	Status on sequenc V reset V reset	e	Default Sleep ir Sleep ir Sleep ir	n mode n mode	9				
Flow chart	Start internal oscillator Start up DC-DC converter Charge offset voltage for LCD panel Comman Display whole white screen (No effect to DISPON/DISPOFF commands Display image according to the current command setting Mode Sequentia transfer									nand neter olay on de			

Display Off (28h)

28H		DISPOFF (Display off)												
	D/CX	D7	D6	D5	D4	D3	B D2	D.	1	D0	HEX			
Command	0	0	0	1	0	1	0	0	1	0	28			
Parameter	No para	meter			l .	1	l .		I					
	This command is used for entering into Display off mode. In this mode the output from RGB I/F is disabled and white page inserted. Also the output of partial frame memory is disabled. This command does not change contents of RGB I/F nor partial frame memory. This command does not change any other status. There will be no abnormal visible effect on the display when Display off command is sent. Exit from this command by Display on (29h).													
Description				Example:										
	RGB interface/ Partial framememory Display This command has no effect when module is already in display off mode.													
Restrictions	This cor	This command has no effect when module is already in display off mode.												
Register availability		Status Availability Normal mode, Sleep out Yes Partial mode, Sleep out Yes Sleep in Yes												
Default			[Power o	tatus n sequend V reset V reset	ce	Default va Display of Display of	off off						
Flow chart	Legend Command Parameter Display on Display Action Mode Sequential transfer													

Memory Access Control (36h)


36H		MADCTL (Memory access control)												
	D/CX	K D7 D6 D5 D4 D3 D2 D1 D0 HEX												
Command	0	0	0	1	1	0	1	1	0	36				
Parameter	1	В7	B6	B5	B4	В3	00	00	00	XX				
		This command defines the updating order of panel in the normal mode, updating order												

This command defines the updating order of panel in the normal mode, updating order of partial frame memory and scanning order in partial mode. This command makes no change on the other driver status.

Bit	Name	Default value
В7	Page address order	B7, B6 and B5 control writing direction to partial frame memory.
B6	Column address order	B7 and B6 control the updating order of the panel in normal
B5	Page (colmun selection)	mode.
B4	Vertical order	B4 controls vertical refresh direction in partial mode.
ВЗ	RGB/BGR order	Color selector switch control. (0 = RGB color filter panel, 1 = BGR color filter panel)

All five bits (B7 - B3) affects to partial mode. The description of B3 is below. Only bits B7, B6 and B3 affect to normal mode. Behavior of B7 and B6 in normal mode is explained in P.20 and 21. The description of B3 is below.

Description



Restrictions D2, D1 and D0 are set to "000" internally.

Status Availability

Normal mode, Sleep out Yes

Partial mode, Sleep out Yes

Sleep in Yes

MADCTL command affects the display module according to the current mode of operation. The table below summaries the action of MADCTL for each mode: -

Register availability

Bit	Normal Mode On	Partial Mode On							
B7	Panel Scan Direction								
B6	Faller Scall Direction	Partial Frame Memory Pointer Control							
B5	Updates Road Register 09h Bits D28, D27								
В4	and 0Bh Bits D5, D4 only	Frame Memory Read and Panel Scanning Direction Control							
В3	Update Read Register 09h Bit D26 and 0Bh Bit D3 only								

In both modes, the status register 09h and 0Bh are always updated immediately.

36H	MADCTL (Memory access control)										
Default	Status Power on sequence SW reset HW reset	Default value B7 = 0, B6 = 0, B5 = 0, B4 = 0, B3 = 0, B2 = 0, B1 = 0, B0 = 0 No change B7 = 0, B6 = 0, B5 = 0, B4 = 0, B3 = 0, B2 = 0, B1 = 0, B0 = 0									
Flow chart	_	Legend Command Parameter Display Action Mode Sequential transfer									



Interface Color Format (3Ah)

3AH		COLMOD (Interface color format)												
	D/CX	D7	D6	D5	D4	D3		D2	D1	D0	HEX			
Command	0	0	0	1	1	1		0	1	0	3A			
Parameter	1	XX	D6	D5	D4	xx		XX	xx	xx	xx			
Description				The form	face formation of the defined of the	hown			nage data	, which is				
				Not de		1	0	0						
				16 bits	-	1	1	0						
				24 bits	s/pixel	1	1	1						
Restrictions	Not defi format u	nt interfac	ce color											
Register availability				Normal mo	itatus ode, Sleep ode, Sleep eep in		,	ilability Yes Yes Yes						
Default				Power o	itatus in sequenc V reset V reset	е	24 b No o	ult valu its/pixe change its/pixe	1					
Flow chart				COLMOD Paramete [x101xxxxx 16 bits/pixe			Par	mmand ameter sisplay ction Mode	- - - - - - -					



Write LCD Brightness (51h)

51H	WRLCDBV (Write LCD Brightness)													
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	0	1	0	1	0	0	0	1	51				
Parameter	1	LBV7	LBV6	LBV5	LBV4	LBV3	LBV2	LBV1	LBV0	00FF				
Description	Brightne The relaterms is Principa maximu	This command is used to adjust the brightness value of the display when in Manual Brightness Mode. (When WRCTLL (53H) Bits D5 (BCTRL) = "1" and D1 (DB) = "0" The relationship between this value and output brightness of the display in luminance terms is defined in the Display Module Specification. Principally LBV[7:0] = 00H means minimum brightness, LBV[7:0] = FFH means maximum brightness. X = Don't care												
Restrictions														
Register availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default	Status Default value Power on sequence 00h SW reset 00h HW reset 00h													
Flow chart	Legend Command Parameter Display Action New display brightness value loaded Sequential transfer													



Read LCD Brightness Value (52h)

52H	RDLCDBV (Read LCD Brightness Value)												
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	0	1	0	1	0	0	1	0	52			
Parameter	1	LBV7	LBV6	LBV5	LBV4	LBV3	LBV2	LBV1	LBV0	xx			
Description	terms is Principa maximu When When When When When When When When	The relationship between this value and output brightness of the LCD in luminance terms is defined in the LCD Module Specification. Principally LBV[7:0] = 00H means minimum brightness, LBV[7:0] = FFH means maximum brightness. When WRCTRLL (53H) Bits D5 (BCTRL) = "1" and D1 (DB) = "0" (Manual Brightness Mode), then RDLCDBV LBV[7:0] returns the value of WRLCDBV (51H) LBV[7:0]. When WRCTRLL (53H) Bits D5 (BCTRL) = "1", D4 (A) = "1" and D1 (LB) = "1" (Automatic Brightness Mode), then RDLCDBV LBV[7:0] returns the current value of LCD Brightness after the dimming function. When WRCTRLL (53H) Bits D5 (BCTRL) = "1" and D4 (A) = "0" and DB = "1", then RDLCDBV LBV[7:0] returns then RDLCDBV LBV[7:0] returns the current value of LCD Brightness after the dimming function. When WRCTRLL (53H) Bit D5 (BCTRL) = "0" then RDLCDBV LBV[7:0] returns 00H. When in Sleep In Mode, RDLCDBV LBV[7:0] returns 00H.											
Restrictions		A - DOILL VAIG											
Register availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default				Power o	tatus n sequenc V reset V reset		efault value 00h 00h 00h						
Flow Chart	Read RDLCDBV Host Display Send 1st parameter Display Action Mode Sequential transfer												

Write CTRL LCD (53h)

53H	WRCTRLL (Write CTRL LCD)												
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	0	1	0	1	0	0	1	1	53			
Parameter	1	Χ	Х	BCTRL	Χ	LD	BL	X	Х	00FF			
Description	Bit D5 "0" = "1" = Bit D3 "0" = "1" = Bit D2 "0" = "1" = • If Bit E be ap • When	- BCTRL - Off (Bright PWM_L - On (Bright PWM_L - LD (LC - LCD Din - BL (Bandard Condition Condit	(Brightress in the second of t	registers I ing) 5 Off 5 On On/Off) ourn off ba anged whi BL and the	trol Block RDLCDE RDLCDE cklight cir le Bit D3 e read re- n 1 \rightarrow 0 (4	c On/Off) V (52H) Couit. Cor (DD) = " gister va On → Of	LBV[7:0] htrol Lines 1" (Dimm lues for F f), the bac	= 00H P S PWM_LE S PWM_LE S RDLCDB\ Cklight is t	BL must t hen dimr / (52H).	oe Low). ning will			
Restriction	any dimming, even if Bit D3(LD) is set to "1" (Dimming On).												
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default				Power o	tatus n sequenc / reset / reset		efault value 00h 00h 00h	3					
Flow Chart	Legend Command Parameter Display Action New control value loaded Sequential transfer												

ACX567AKM-7



Read CTRL Value LCD (54h)

54H	RDCTRLL (Read CTRL Value LCD)													
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	0	1	0	1	0	1	0	0	54				
Parameter	1	0	0	BCTRL	0	LD	BL	0	0	xx				
Description	"0" = "1" = Bit D5 "0" = "1" = Bit D3 "0" = "1" = Bit D2 "0" =	Bit D6 - ACS (Checksum Function On/Off) "0" = Off "1" = On Bit D5 - BCTRL (Brightness Control Block On/Off) "0" = Off "1" = On Bit D3 - LD (LCD Dimming) "0" = LCD Dimming is Off "1" = LCD Dimming is On Bit D2 - BL (Backlight On/Off) "0" = Off "1" = On												
Restrictions		· - · · · · · · · · · · · · · · · · · ·												
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes													
Default			[Power of	tatus n sequenc / reset / reset		efault value 00h 00h 00h							
Flow Chart	Legend Command Parameter Display Send 1st parameter Mode Sequential transfer													



Write Content Auto Backlight Control (55h)

55H		WRCABC (Write Content Auto Backlight Control)											
	D/CX	D7	D6	D5	D4	D3	D2	D	1	D0	HEX		
Command	0	0	1	0	1	0	1	C)	1	55		
Parameter	1	Х	Х	Х Х		Х	Х	С	1	C0	XX		
Description	control	function. ssible to s		-	CABC Off Desk Top Mode Still Image Mode								
Restrictions	7. 20.												
Register availability			Normal Normal Partial I Partial I	Out Out Out	Availabill Yes Yes Yes Yes Yes Yes	ity							
Default				Power o	tatus n sequenc / reset / reset		efault va 00h 00h 00h	llue					
Flow chart				C[1:0] New adapti	ve	<	Legend Comman Paramete Display Action Mode Sequentia transfer	er al					



Read Content Auto Backlight Control (56h)

56H		RDCABC (Read Content Auto Backlight Control)									
	D/CX	D7	D6	D5	D4	D3	[)2	D1	D0	HEX
Command	0	0	1	0	1	0		1	0	1	55
Parameter	1	Χ	Х	Х	Х	Х		Χ	C1	C0	xx
Description	This command returns the setting for image content based auto backlight control function. The setting can be one of 4 possible modes: - C1 C0 Function 0 0 CABC Off 0 1 Desk Top Mode 1 0 Still Image Mode 1 1 Moving Image Mode									unction.	
Restrictions											
Register availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes										
Default	Status Default value Power on sequence 00h SW reset 00h HW reset 00h										
Flow chart			R	ead RDLCD Send 1st parameter		Host	,	P	Legend Command Carameter Display Action Mode equential transfer		



Write CABC Minimum Brightness (5Eh)

5EH		WRCABC (Write Content Auto Backlight Control)								
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0	1	0	1	1	1	1	1	5F
Parameter	1	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	XX
Description	part of t When 0 When 0	This command is used to set the minimum brightness value of the LCD for the CABC part of the ABC function. When CMB[7:0] = 00H this means the lowest brightness for CABC. When CMB[7:0] = FFH this means the Highest brightness for CABC. X = Don't care								
Restrictions										
Register availability	Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In							ailability Yes Yes Yes Yes Yes Yes Yes		
Default				Power o	tatus n sequenc V reset V reset		fault value 00h 00h 00h			
Flow chart				WRCABCN CMB[7:0 VALUE set for the control of the	l um or		Legend Command Parameter Display Action Mode Requential transfer			



Read CABC Minimum Brightness (5Fh)

5FH		RDCABCMB (Read CABC minimum brightness)								
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	0	1	0	1	1	1	1	1	5F
Parameter	1	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	XX
Description	The rep	This command returns the minimum brightness value setting of CABC function. The represents the value written by WRCABCMB (5EH). X = Don't care								
Restrictions										
Register availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes									
Default	Status Default value Power on sequence 00h SW reset 00h HW reset 00h									
Flow chart			Rea	ad RDCAB Send 1st paramete		Host Display	F S	Legend Command Parameter Display Action Mode Gequential transfer		



Read ID1 (DAh)

DAH					RDID1 (F	Read ID	1)			
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	1	1	0	1	0	DA
1st parameter	_	0	0	0	1	0	0	0	0	10
Description	This co	This command returns the same information as "10h" of RDDIDIF command (04h).								
Restrictions										
Register availability		Status Availability Normal mode, Sleep out Yes Partial mode, Sleep out Yes Sleep In Yes								
Default		Status Default value Power on sequence 10h SW reset 10h HW reset 10h								
Flow chart			[RDID1 Send 1st paramete		Host	S	Legend Command Parameter Display Action Mode equential transfer		

ACX567AKM-7



Read ID2 (DBh)

DBH		RDID2 (Read ID2)									
	D/CX	D7	D6	D5	D4	D:	3	D2	D1	D0	HEX
Command	0	1	1	0	1	1		0	1	1	DB
1st parameter	_	1	V6	V5	V4	V.	3	V2	V1	V0	80FF
Description	custome or cons	er agreer truction.	ment) an This con and (04h	version of d changes nmand ret n). See tab ID byte valu 80h 81h 82h 83h	s every to turns the ole below	ime a same	revi	sion is m	nade to thas 2nd p	ne LCD, r	material
Restrictions											
Register availability				Normal mo			Av	vailability Yes Yes Yes Yes			
Default				Power or SW	tatus n sequenc / reset / reset	e		ault value XXHEX XXHEX XXHEX			
Flow chart				RDID2 Send 1st parameter]	Host Displa		<	Legend Command Parameter Display Action Mode Sequential transfer))	



Read ID3 (DCh)

DCH		RDID3 (Read ID3)								
	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	1	1	1	0	0	Dc
1st parameter	_	17	16	15	14	13	12	I1	10	17
Description		This read byte identifies the LCD module. It is specified by end customer. This command returns the same information as 3rd parameter of RDDIDIF command (04h).								
Restrictions										
Register availability		Status Availability Normal mode, Sleep out Yes Partial mode, Sleep out Yes Sleep In Yes								
Default				Power o	tatus n sequenc V reset V reset		efault value XXHEX XXHEX XXHEX	;		
Flow chart			[RDID3 Send 1st paramete		Host Display	- (Legend Command Carameter Display Action Mode Sequential transfer]	

Electrooptical Characteristics Measurement

Electrooptical Characteristics (Reflective)

(Ta = 25°C, typ. condition)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
Viewing angle range	VAtb	CR≥2	_	130	_	· °(degree)	
viewing angle range	VAIr	OI Z Z	_	115	_		
Contrast ratio	CRbloff	Diffusion	8	17	_		
Refelectivity	Rdiff	Diffusion	1.1	1.7	_	%	
White Chromaticity	Wxbloff	CIE 1931	0.300	0.340	0.380	CIE 1931	
Write Chromaticity	Wybloff	CIE 1931	0.325	0.365	0.405		

Note) Except where uniformity of brightness is affected by ground tab features on the backlight back metal frame.

Electrooptical Characteristics (Transmissive mode)


(Ta = 25°C, typ. condition)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
Viewing angle range	VAtb	CR ≥ 10	_	T: 80 B: 80	_	° (degree)	
viewing angle range	VAIr	- CR ≥ 10	_	L: 80 R: 80	_		
Contrast ratio	CRblon	Optimal	350	700	_		
Luminance	Lcenter	Iled = 16.5mA	280	400	_	cd/m ²	
Luminance uniformity	Lunif	ilea – 16.5iiiA	80	_	_	%	
Color purity		Optimal	_	70	_	% (CIE area)	
Response time	Ton + Toff		_	35	50	ms	
White chromaticity	Wxblon		0.263	0.303	0.343		
Wille Chromaticity	Wyblon		0.295	0.335	0.375		
Dad abramaticity	Rxblon		0.610	0.640	0.670		
Red chromaticity	Ryblon	θ = 0° Ta = 25°C	0.323	0.353	0.383	CIE 1931	
Croop obromaticity	Gxblon		0.263	0.298	0.333	CIE 1931	
Green chromaticity	Gyblon		0.593	0.628	0.663		
Dive absorbation	Bxblon		0.112	0.142	0.172		
Blue chromaticity	Byblon		0.052	0.092	0.132		

Note) Except where uniformity of brightness is affected by ground tab features on the backlight back metal frame.



White Chromaticity Range



	х	у
(1)	0.263	0.295
(2)	0.313	0.295
(3)	0.343	0.335
(4)	0.343	0.375
(5)	0.297	0.375
(6)	0.263	0.335

typ.	0.303	0.335

Measurement Conditions

Basic measurement conditions

- Driving voltage Typical conditions
- 2. Measurement temperature $+25 \pm 5$ °C unless otherwise specified
- 3. Measurement humidity $50\pm10\%$ unless otherwise specified
- 4. Measurement point
 One point on the center of panel unless otherwise specified
- 5. Light source D65 unless otherwise specified

Measurement setup, systems and equipment

"R1" for reflective mode

Test description : A (Fig. 1)
Test equipment : CM2002

Test illumination : Integration-sphere, specular excluded

Detector : $\theta 2 = 8^{\circ}, \ \phi = 270^{\circ}$

Temperature : Room temperature measurements

Test patterns : RGB, white, black

"R2" for reflective mode

Test description : B (Fig. 2)
Test equipment : LCD7200

Test illumination : Parallel illumination, $\theta 1 = 30^{\circ}$

Detector : Perpendicular

Temperature : All temperature measurements

Test patterns : White, black

"R3" for reflective mode

Test description : C (Fig. 3)
Test equipment : DMS703

Test illumination : Parallel illumination, perpendicular Detector : $\theta 2 = 25-60^{\circ}$ (step 2°), $\phi = 270^{\circ}$ (step 90°) Temperature : Room temperature measurements

Test patterns : White, black

"T1" for transmissive mode

Test description : D (Fig. 4)
Test equipment : MCPD7000

Test illumination : Display own lighting Detector : Perpendicular $(\theta 2 = 0^{\circ})$

Temperature : All temperature measurements

Test patterns : RGB, white, black

"T2" for transmissive mode

Test description : D (Fig. 4)
Test equipment : LCD7200

Test illumination : Parallel illumination (perpendicular) or display own lighting

Detector : Perpendicular

Temperature : All temperature measurements

Test patterns : RGB, white, black

"T3" for transmissive mode

Test description : D (Fig. 4)
Test equipment : DMS703

Test illumination : Display own lighting or external diffused backlight

Detector : $\theta 2 = 0.70^{\circ}$ (step 1°), $\phi = 270^{\circ}$ (step 90°) Temperature : Room temperature measurements

Test patterns : White, black

Measurement equipment

1. MCPD7000

Otsuka Electronics Co.,LTD. (http://www.photal.co.jp/english/product/mcpd7.html)

2. LCD7200

Otsuka Electronics Co.,LTD. (http://www.photal.co.jp/english/product/lcd.html)

3. DMS703

autronic MELCHERS Gmbh (http://www.autronic-melchers.com/products/measurement/dms/501.htm)

4. CM2002

KONICA MINOLTA Holdings, INC.




Fig. 1. Setup for Measurement A

Fig. 2. Setup for Measurement B




Fig. 3. Setup for Measurement C

Fig. 4. Setup for Measurement D

Definition of optical characteristics

Reflectance [R] at backlight turning off

[Measurement setup R2]

Reflectance of a white full screen and reflectance of a black full screen are defined below as:

$$R_{w} \, = \, \frac{L_{wbloff}}{L_{std}} \times \rho_{std}$$

$$R_b = \frac{L_{bbloff}}{L_{std}} \times \rho_{std}$$

Where:

Rw = Reflectance of a full white screen

Rb = Reflectance of a full black screen

pstd = Reflectance of a white diffuse reflectance standard (Labsphere SRS-99-020 or equivalent)

Lwbloff = Reflected luminance of full screen white state of powered on panel

Lbbloff = Reflected luminance of full screen black state of powered on panel

Lstd = Reflected luminance of white diffuse reflectance standard (Labsphere SRS-99-020 or equivalent)

Contrast ratio [CRbloff] and [CRblon]

Contrast ratio for reflective mode is defined below as:

$$CRbloff = \frac{R_w}{R_b} \qquad \text{(Defined above)}$$

[Measurement setup R2]

Contrast ratio for transmissive mode is defined below as:

$$CRblon = \frac{L_{wblon}}{L_{bblon}}$$

[Measurement setup T1]

Where:

Lwblon = Luminance of full screen white with backlight turning on

Lbblon = Luminance of full screen black with backlight turning on


SONY

Definition of color chromaticity with backlight turning on [Rxblon, Ryblon, Gxblon, Gyblon, Bxblon, Byblon, Wxblon, Wyblon] [Measurement setup T1]

The R, G, B, W are specified by x and y co-ordinate on the 1931 CIE chromaticity diagram.

Definition of viewing angle [Vatb, Valr] [Measurement setup R3], [Measurement setup T3]

For all optical characteristics theta and phi are defined as in the figure below.



Main viewing direction of 6 o'clock

Fig. 5. Definition of θ and ϕ

In the measurement system above (see Fig.5), viewing area is defined by the area which makes the $CR \ge 2$ at Reflective mode, $CR \ge 10$ at Transmissive mode.

[Vatb] = Total amount of viewing angle of the [Top direction] + [Bottom direction]

[Valr] = Total amount of viewing angle of the [Left direction] + [Right direction]

Note) "Bottom" is defined to the direction of the "Lower Edge" of product.

Definition of response time [Ton, Toff]

[Measurement setup T2]

Ton is defined as the time from ON timing to 10% transmittance. Toff is defined as the time from OFF timing to 90% transmittance.




Fig. 6. Normally White Mode

Definition of luminance [Lcenter] and uniformity [Lunif] at backlight turning on [Measurement setup T1]

Detector : Perpendicular ($\theta 2 = 0^{\circ}$)

Test patterns : White

Measurement point: Defined in the below figure

[Lcenter] = Luminance at the center point (#5).

Luminance uniformity ratio [Lunif] = (1 – |L (higher value) – L (lower value)| / L (higher value)) × 100 [%]

% Uniformity =
$$\left(1 - \frac{\left|L_{max} - L_{min}\right|}{L_{max}}\right) \times 100 [\%]$$





Fig. 7. The Spot Locations for Luminance Measurement


Note) FPC direction in the figure above is different in each product.

Picture Image for Measuring Power Consumption

Standby Mode



Normal Mode



Note) Power consumption is measured under typical condition except VBATT which is set at 3.7V.



Cosmetic Specification


Polarizer Defect

Polarizer defect	Size [mm]	Acceptable quantity in active area	Check pattern
Bubble	0.1 < D ≤ 0.2	2	White (B/L off), (R)
Bubble	D > 0.2	0	
Scratch		W > 0.06 and L > 2.0	White (B/L off), (R)
Dent	D > 0.15	N > 5	White (B/L off), (R)

Black or White Lines


Defect	Size [mm]	Acceptable quantity in active area	
	D ≤ 0.1	Disregard	
Spots	0.1 ≤ D ≤ 0.25	N > 2	
	D > 0.25	0	
	W ≤ 0.03		Disregard
Black and White lines	0.03 < W ≤ 0.1	L ≤ 1.0	Disregard
		1.0 < L ≤ 5.0	2
		L > 5.0	0
	W > 0.1		See Spots Vriteria (#C01)

Cosmetic Criteria




D = [Length (L) + Width (W)] / 2

Average Diameter of Spots and Bubbles



Length and Width of Lines and Scratches

ACX567AKM-7 SONY



Inspection conditions

Ambient light: 20W fluorescent lamp
Viewing distance: 30cm
Viewing angle: within viewing cone defined in the LCD specifications

ACX567AKM-7

Functional Failures

The table contains a list of known dot failures while the other table contains a list of known functional failures. The LCD modules are to be inspected by the manufacture before the module is shipped out of the factory. The codes in each tables are to used by the LCD vendors, the Contract Manufactures and Palm Quality to identify failures.

Visual defects		Acceptable quantity	Check patterns
Bright dot	Single	Total number ≤ 1	RGBW and Black raster (RT)
	2 adjacent	0	RGBW and Black raster (RT)
	3 adjacent	0	RGBW and Black raster (RT)
Dark dot	Single	Total number ≤ 3	RGBW and Black raster (RT)
	2 adjacent	Total number ≤ 1	RGBW and Black raster (RT)
Dark and bright lines		0	RGBW and Black raster (RT)
All dot defect		Total number ≤ 3	RGBW and Black raster (RT)

Electrical defects	Allowable [mm]
Bright dot	S ≥ 5
Dark dot	S ≥ 5
Any allowable defects	S ≥ 5

Definitions:


Pixel = 3 sub-pixels (R + G + B) Dot = 1 sub-pixel (R or G or B)

Dark dot = 1 non-functioning sub-pixel (R or G or B)

Code	Failure	Description
F01	Missing lines	One or more permanent horizontal black on white screen, one or more permanent vertical black lines on a white screen, one or more horizontal white lines on a black screen, one or more vertical lines on a black screen.
F02	No display	No pixels are active when power and valid data are applied to the display.
F03	Bad display	All pixels are active when power and valid data are applied to the display.
F04	No backlight	No backlight is illuminated when the backlight is active.
F06	Low backlight	The backlight brightness is below the specified level.
F07	High or Low contrast	The contrast is either too light or too dark when set to a nominal position. The tolerance of this is defined in the LCD specifications. Vision tests should be calibrated to the LCD specification limits.
F08	Cracked or broken LCD	Visible crack on the LCD.
F09	Damaged components	One or more visibly damaged components on the LCD interface board that can cause the LCD to function incorrectly.
F10	Intermittent flicker	Flicker of the LCD during the display of information.

SONY does not guarantee or accept any failures caused which SONY considers related on GND-Tabs on back metal frame.

FPC Circuit






Reliability test items and conditions

	Item	Conditions	Acceptance criteria
1	High temperature operating	+60°C, 240h	Normal performance after recovery time
2	High temperature storage	+70°C, 240h	Normal performance after recovery time
3	Low temperature operating	−10°C, 240h	Normal performance after recovery time
4	Low temperature storage	–30°C, 240h	Normal performance after recovery time
5	High temperature and humidity operating	+40°C, 95%RH, 240h	Normal performance after recovery time
6	High temperature and humidity storage	+60°C, 90%RH, 240h	Normal performance after recovery time
7	Thermal shock Non-operating	–30°C/+70°C, 05h, 100cycles	Normal performance after recovery time
8	Static electricity discharge	±200V, 200pF, 0Ω	FPC pin one time


Note) 1. Tested module shall be inspected after keeping under room temperature (15 to 35°C) and humidity (45 to 65%RH) for 2 hours.

- 2. In item 1, 2, 5, 6 and 7, the degradation of polarizer are ignored.
- 3. There shall be no function defects in the high temperature operation, low temperature operation or high temperature and high humidity operation tests

Marking



Printing Contents



Notes On Handling

1. Static charge prevention

Be sure to take the following protective measures. TFT-LCD panels are easily damaged by static charges.

- (1) Use non-chargeable gloves, or simply use bare hands.
- (2) Use an earth-band when handling.
- (3) Do not touch any electrodes of a panel.
- (4) Wear non-chargeable clothes and conductive shoes.
- (5) Install grounded conductive mats on the working floor and working table.
- (6) Keep panels away from any charged materials.
- (7) Use ionized air to discharge the panels.

2. Protection from dust and dirt


- (1) Operate in a clean environment.
- (2) Do not touch the polarizer surface. The surface is easily scratched. When cleaning, use a clean-room wiper with isopropyl alcohol. Be careful not to leave stains on the surface.
- (3) Use ionized air to blow dust off the panel.

3. Other handling precautions


- (1) Do not drop the panel.
- (2) Do not twist or bend the panel.
- (3) Keep the panel away from heat sources.
- (4) Do not dampen the panel with water or other solvents.
- (5) Avoid storage or using the panel at High temperatures or High humidity, as this may result in panel damage.

Package Outline

(Unit: mm)



Packing Specification



Packing procedure.

- 1. Place the modules on a packing tray facing the direction shown in the figure.
- Put the five packing trays and a cover (empty tray) in an aluminum laminated bag and seal the opening after degassing. Put the packing trays in the bag with the upper side of the modules facing the direction shown in the figure. Affix the label to the aluminum laminated bag.
- 3. Put the cardboard cushions and the aluminum packs in a carton as shown in the figure. Put the aluminum packs in the carton with the label facing the direction shown in the figure.
- 4. Seal the carton. (Affix sealing tape in an H-shape to the top and bottom of the outer carton.) Affix the specified label.