Bidirectional 1.5 mΩ Hall Effect Based Linear Current Sensor IC with Voltage Isolation and 20 A Dynamic Range

Package LC



Pin 1: IP+ Pin 5: GND
Pin 2: IP+ Pin 6: VOUT
Pin 3: IP- Pin 7: VOUT
Pin 4: IP- Pin 8: VCC

Nominal Operating Temperature, TA

Range	Ē				–40 to	85°	C
Overcurre	nt Trans	ient [Tolerance*	, I _P .		. 60	A

^{*100} total pulses, 250 ms duration each, applied at a rate of 1 pulse every 100 seconds.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{CC}	V
Reverse Supply Voltage, V _{RCC} 16	V
Output Voltage, V _{OUT}	V
Reverse Output Voltage, V _{ROUT}	V
Output Current Source, I _{OUT(Source)} 3 m.	A
Output Current Sink, I _{OUT(Sink)} 10 m	
Maximum Transient Sensed Current*, I _{R(max)} 100	
Operating Temperature,	
Maximum Junction T. 165°	C

*Junction Temperature, T_J < T_{J(max)}.



TÜV America Certificate Number: U8V 04 12 54214 005 The Allegro ACS706 family of current sensor ICs provides economical and precise solutions for current sensing in industrial, automotive, commercial, and communications systems. The device package allows for easy implementation by the customer. Typical applications include motor control, load detection and management, switch-mode power supplies, and overcurrent fault protection.

The device consists of a precision, low-offset linear Hall circuit with a copper conduction path located near the surface of the die. Applied current flowing through this copper conduction path generates a magnetic field which the Hall IC converts into a proportional voltage. Device accuracy is optimized through the close proximity of the magnetic signal to the Hall transducer. A precise, proportional voltage is provided by the low-offset, chopper-stabilized BiCMOS Hall IC, which is programmed for accuracy at the factory.

The output of the device has a positive slope ($>V_{CC}/2$) when an increasing current flows through the primary copper conduction path (from pins 1 and 2, to pins 3 and 4), which is the path used for current sampling. The internal resistance of this conductive path is typically $1.5~\text{m}\Omega$, providing low power loss. The thickness of the copper conductor allows survival of the device at up to $3\times$ overcurrent conditions. The terminals of the conductive path are electrically isolated from the signal leads (pins 5 through 8). This allows the ACS706 to be used in applications requiring electrical isolation without the use of opto-isolators or other costly isolation techniques.

The ACS706 is provided in a small, surface mount SOIC8 package. The leadframe is plated with 100% matte tin, which is compatible with standard lead (Pb) free printed circuit board assembly processes. Internally, the flip-chip uses high-temperature Pb-based solder balls, currently exempt from RoHS. The device is fully calibrated prior to shipment from the factory.

Features and Benefits


- · Small footprint, low-profile SOIC8 package
- 1.5 mΩ internal conductor resistance
- Excellent replacement for sense resistors
- 1600 V_{RMS} minimum isolation voltage between pins 1-4 and 5-8
- 4.5 to 5.5 V, single supply operation
- 50 kHz bandwidth
- 100 mV/A output sensitivity and 20 A dynamic range
- Output voltage proportional to ac and dc currents
- Factory-trimmed for accuracy
- · Extremely stable output offset voltage
- · Near-zero magnetic hysteresis
- · Ratiometric output from supply voltage

Use the following complete part number when ordering:

Part Number	Package
ACS706ELC-20A	SOIC8 surface mount



Functional Block Diagram





OPERATING CHARACTERISTICS

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
ELECTRICAL CHARACTERIS	TICS, over o	perating ambient temperature range unless otherwise specified				
Optimized Accuracy Range	I _P		-20	_	20	А
Linear Sensing Range	I _R		-20	_	20	Α
Supply Voltage	V _{CC}		4.5	5.0	5.5	V
Supply Current	I _{CC}	V _{CC} = 5.0 V, output open	5	8	10	mA
Output Resistance	R _{OUT}	I _{OUT} = 1.2 mA	_	1	2	Ω
Output Capacitance Load	C _{LOAD}	VOUT to GND	_	_	10	nF
Output Resistive Load	R _{LOAD}	VOUT to GND	4.7	-	_	kΩ
Primary Conductor Resistance	R _{PRIMARY}	T _A = 25°C	_	1.5	-	mΩ
RMS Isolation Voltage	V _{ISORMS}	Pins 1-4 and 5-8; 60 Hz, 1 minute	1600	2500	-	V
DC Isolation Voltage	V _{ISODC}		_	5000	_	V
PERFORMANCE CHARACTE	RISTICS, ove	er operating ambient temperature range unless otherwise specified				
Propagation Time	t _{PROP}	$I_P = \pm 20 \text{ A}, T_A = 25^{\circ}\text{C}$	_	3.15	_	μs
Response Time	t _{RESPONSE}	$I_P = \pm 20 \text{ A}, T_A = 25^{\circ}\text{C}$	_	6	_	μs
Rise Time	t _r	$I_P = \pm 20 \text{ A}, T_A = 25^{\circ}\text{C}$		6.56	_	μs
Frequency Bandwidth	f	-3 dB, T _A = 25°C; I _P is 10 A peak-to-peak; no external filter	_	50	_	kHz
Sensitivity Sens		Over full range of I _P , I _P applied for 5 ms; T _A = 25°C	_	100	_	mV/A
		Over full range of I _P , I _P applied for 5 ms	94	-	106	mV/A
Noise	\/	Peak-to-peak, T _A = 25°C, no external filter	_	70	_	mV
Noise	V_{NOISE}	Root Mean Square, T _A = 25°C, no external filter	_	12.5	_	mV
Linearity	E _{LIN}	Over full range of I _P , I _P applied for 5 ms	-	±1	±3.5	%
Symmetry	E _{SYM}	Over full range of I _P , I _P applied for 5 ms	98	100	102	%
Zero Current Output Voltage	$V_{OUT(Q)}$	_P = 0 A, T _A = 25°C		V _{CC} / 2	_	V
Flactrical Offset Valters		I _P = 0 A, T _A = 25°C	-15	-	15	mV
Electrical Offset Voltage V _{OE}		I _P = 0 A	-50	_	50	mV
Magnetic Offset Error	I _{ERROM}	I _P = 0 A, after excursion of 20 A		±0.01	±0.05	Α
Tatal Outrout Free n1		$I_P = \pm 20 \text{ A}$, I_P applied for 5 ms; $T_A = 25^{\circ}\text{C}$	_	±1.5	_	%
Total Output Error ¹	E _{TOT}	$I_P = \pm 20 \text{ A}, I_P \text{ applied for 5 ms}$	_	- 1	±8.4	%

THERMAL CHARACTERISTICS ^{2,3} , T _A = -40°C to 125°C, V _{CC} = 5 V unless otherwise specified						
			-	Value	-	Units
Junction-to-Lead Thermal Resistance	R _{θJL}	Mounted on the Allegro ASEK 70x evaluation board; additional information about reference boards and tests is available on the Allegro Web site	_	5	_	°C/W
Junction-to-Ambient Thermal Resistance	$R_{\theta JA}$	Mounted on the Allegro ASEK 70x evaluation board; additional information about reference boards and tests is available on the Allegro Web site	ı	41	ı	°C/W

¹Percentage of I_P, with I_P = 20 A. Output filtered. Up to a 2.0% shift in E_{TOT} may be observed at end-of-life for this device.




² The Allegro evaluation board has 1500 mm² of 2 oz. copper on each side, connected to pins 1 and 2, and to pins 3 and 4, with thermal vias connecting the layers. Performance values include the power consumed by the PWB. Further details on the board are available from the ACS704 Frequently Asked Questions document on our website. Further information about board design and thermal performance also can be found on pages 16 and 17 of this datasheet.


³R_{8,IA} values shown in this table are typical values, measured on the Allegro evaluation board. The actual thermal performance depends on the board design, the airflow in the system, and thermal interactions between the device and surrounding components through the PCB and the ambient air. To improve thermal performance, see our applications material on the Allegro Web site.

Typical Performance Characteristics

Supply Current versus Ambient Temperature




Supply Current versus Applied V_{CC}






Output Voltage versus Primary Current




Sensitivity versus Primary Current $V_{CC} = 5 V$






Zero Current Output Voltage vs. Ambient Temperature



Zero Current Output Currrent versus Ambient Temperature


(Data in above chart converted to amperes)






Magnetic Offset versus Ambient Temperature

 V_{CC} = 5 V; IP = 0 A, after excursion to 20 A




Nonlinearity versus Ambient Temperature

 $V_{CC} = 5 V I_P = 20 A$






Typical Percentage Error versus Ambient Temperature Measurements at $T_A = -40$, -20, 25, 85, and 125°C





Step Response of ACS706ELC-20A at T_A=25°C



 Measure
 P2:pkpk(C3)
 P5:rise(C3)

 value
 534 mV
 7.23652 μs


 mean
 571.25 mV
 7.1411227 μs

 min
 534 mV
 5.43890 μs

 max
 619 mV
 10.66661 μs

Time = 5 µs/div. Excitation signal = 1.00 A/div. Output = 100 mV/div.

Typical Peak-to-Peak Noise of ACS706ELC-20A at T_A =25°C



 Measure
 P2:pkpk(C3)

 value
 91.9 mV

 mean
 91.159 mV

 min
 68.1 mV

 max
 123.1 mV

Time = $20 \mu s/div$. Noise = 20.0 mV/div.



ACS706ELC-20A Noise Filtering and Frequency Response Performance

Break Frequency of Filter on Output (kHz)	Resistance (kΩ)	Capacitance (µF)	Nominal Programmed Sensitivity (mV/A)	Filtered Peak-to- Peak Noise (mV)	Resolution with Filtering (A)	Rise Time for 5A Step, Filtered (µs)
Unfiltered	-	-		70.0	0.700	6.56
80	0.200			58.8	0.588	7.82
50	0.320			49.9	0.499	9.55
40	0.392			46.3	0.463	10.25
20	0.800			32.9	0.329	16.15
10	1.6	0.01	100	21.9	0.219	30.14
7.0	3.15			13.3	0.133	53.29
3.3	4.8			9.8	0.098	79.73
0.6	26			1.3	0.013	394.66
0.3	53			0.58	0.00583	724.73



Definitions of Accuracy Characteristics

Sensitivity (Sens). The change in device output in response to a 1A change through the primary conductor. The sensitivity is the product of the magnetic circuit sensitivity (G/A) and the linear IC amplifier gain (mV/G). The linear IC amplifier gain is programmed at the factory to optimize the sensitivity (mV/A) for the full-scale current of the device.

Noise (V_{NOISE}). The product of the linear IC amplifier gain (mV/G) and the noise floor for the Allegro Hall effect linear IC (\approx 1 G). The noise floor is derived from the thermal and shot noise observed in Hall elements. Dividing the noise (mV) by the sensitivity (mV/A) provides the smallest current that the device is able to resolve.

Linearity (E_{LIN}): The degree to which the voltage output from the device varies in direct proportion to the primary current through its full-scale amplitude. Nonlinearity in the output can be attributed to the saturation of the flux concentrator approaching the full-scale current. The following equation is used to derive the linearity:

$$100 \left\{ 1 - \left[\frac{(V_{\text{out_full-scale amperes}} - V_{\text{OUT(Q)}})}{2 (V_{\text{out half-scale amperes}} - V_{\text{OUT(Q)}})} \right] \right\}$$

where $V_{\text{out full-scale amperes}}$ = the output voltage (V) when the sensed current approximates full-scale $\pm I_P$.

Symmetry (E_{SYM}). The degree to which the absolute voltage output from the device varies in proportion to either a positive or negative full-scale primary current. The following formula is used to derive symmetry:

$$100 \left(\frac{V_{\rm OUT,+full\text{-}scale\ amperes} - V_{\rm OUT,(Q)}}{V_{\rm OUT,(Q)} - V_{\rm out_-full\text{-}scale\ amperes}} \right)$$

Quiescent output voltage ($V_{OUT(Q)}$). The output of the device when the primary current is zero. For a unipolar supply voltage, it nominally remains at $V_{CC}/2$. Thus, $V_{CC} = 5$ V translates into $V_{OUT(Q)} = 2.5$ V. Variation in $V_{OUT(Q)}$ can be attributed to the resolution of the Allegro linear IC quiescent voltage trim and thermal drift.

Electrical offset voltage (V_{OE}). The deviation of the device output from its ideal quiescent value of $V_{CC}/2$ due to nonmagnetic causes. To convert this voltage to amperes, divide by the device sensitivity, Sens.

Accuracy (**E**_{TOT}). The accuracy represents the maximum deviation of the actual output from its ideal value. This is also known as the total output error. The accuracy is illustrated graphically in the Output Voltage versus Current chart on the following page.

Accuracy is divided into four areas:

- 0 A at 25°C. Accuracy at zero current flow at 25°C, without the effects of temperature.
- $0 \text{ A over } \Delta \text{ temperature.}$ Accuracy at zero current flow including temperature effects.
- Full-scale current at 25°C. Accuracy at the full-scale current at 25°C, without the effects of temperature.
- Full-scale current over Δ temperature. Accuracy at full-scale current flow including temperature effects.

Ratiometry. The ratiometric feature means that its 0 A output, $V_{OUT(Q)}$, (nominally equal to $V_{CC}/2$) and sensitivity, Sens, are proportional to its supply voltage, V_{CC} . The following formula is used to derive the ratiometric change in 0 A output voltage, $\Delta V_{OUT(O)RAT}$ (%):


$$100 \left(\frac{V_{\text{OUT(Q)VCC}} / V_{\text{OUT(Q)5V}}}{V_{\text{CC}} / 5 \text{ V}} \right)$$

The ratiometric change in sensitivity, $\Delta Sens_{RAT}$ (%), is defined as:

$$100 \left(\frac{Sens_{VCC} / Sens_{5V}}{V_{CC} / 5 V} \right)$$




Output voltage vs. current, illustrating device accuracy at 0 A and at full-scale current






Definitions of Dynamic Response Characteristics


Propagation delay (t_{PROP}): The time required for the device output to reflect a change in the primary current signal. Propagation delay is attributed to inductive loading within the linear IC package, as well as in the inductive loop formed by the primary conductor geometry. Propagation delay can be considered as a fixed time offset and may be compensated.



Response time (t_{RESPONSE}): The time interval between a) when the primary current signal reaches 90% of its final value, and b) when the device reaches 90% of its output corresponding to the applied current.



Rise time (t_r): The time interval between a) when the device reaches 10% of its full scale value, and b) when it reaches 90% of its full scale value. The rise time to a step response is used to derive the bandwidth of the device, in which $f(-3 \text{ dB}) = 0.35/t_r$. Both t_r and $t_{RESPONSE}$ are detrimentally affected by eddy current losses observed in the conductive IC ground plane.





Standards and Physical Specifications

Parameter	Specification
Flammability (package molding compound)	UL recognized to UL 94V-0
Fire and Electric Shock	UL60950-1:2003 EN60950-1:2001 CAN/CSA C22.2 No. 60950-1:2003

Device Branding Key (Two alternative styles are used)


	ACS	Allegro Current Sensor
	704	Device family number
	Т	Indicator of 100% matte tin leadframe plating
ACS706T	E	Operating ambient temperature range code
ELC20A	LC	Package type designator
YYWWA	20A	Primary sensed current
	YY	Manufacturing date code: Calendar year (last two digits)
	WW	Manufacturing date code: Calendar week
	A	Manufacturing date code: Shift code
	ACS	Allegro Current Sensor
	704	Device family number
	Т	Indicator of 100% matte tin leadframe plating
ACS706T	E	Operating ambient temperature range code
ELC20A <i>LL</i>	LC	Package type designator
YYWW	20A	Primary sensed current
	LL	Manufacturing lot code
	YY	Manufacturing date code: Calendar year (last two digits)
	WW	Manufacturing date code: Calendar week



Chopper Stabilization Technique

Chopper Stabilization is an innovative circuit technique that is used to minimize the offset voltage of a Hall element and an associated on-chip amplifier. Allegro has a Chopper Stabilization technique that nearly eliminates Hall IC output drift induced by temperature or package stress effects. This offset reduction technique is based on a signal modulation-demodulation process. Modulation is used to separate the undesired dc offset signal from the magnetically induced signal in the frequency domain. Then, using a low-pass filter, the modu-lated dc offset is suppressed while the magnetically induced signal passes through the filter. As a result of this chopper stabilization approach, the output voltage from the Hall IC is desensitized to the effects of temperature and mechanical stress. This technique produces devices that have an extremely stable Electrical Offset Voltage, are immune to thermal stress, and have precise recoverability after temperature cycling.

This technique is made possible through the use of a BiCMOS process that allows the use of low-offset and low-noise amplifiers in combination with high-density logic integration and sample and hold circuits.




Concept of Chopper Stabilization Technique



Applications Information

Transient Common-Mode Voltage Rejection in the ACS706


In order to quantify transient common-mode voltage rejection for the ACS706, a device was soldered onto a printed circuit board. A 0.1 μ F bypass capacitor and a 5 V dc power supply were connected between VCC and GND (pins 8 and 5) for this device. A 10 k Ω load resistor and a 0.01 μ F capacitor were connected in parallel between the VOUT pin and the GND pin of the device (pins 7 and 5).



ACS706 Schematic Diagram of the Circuit used to Measure Transient Rejection

A function generator was connected between the primary current conductor (pins 1 thru 4) and the GND pin of the device (pin 5). This function generator was configured to generate a 10 V peak (20 V peak-to-peak) sine wave between pins 1-4 and pin 5. Note that the sinusoidal stimulus was applied such that no electrical current would flow through the copper conductor composed of pins 1-4 of this device.


The frequency of this sine wave was varied from 60 Hz to 5 MHz in discrete steps. At each frequency, the statistics feature of an oscilloscope was used to measure the voltage variations (noise) on the ACS706 output in mV (peak to peak). The noise was measured both before and after the application of the stimulus. Transient common-mode voltage rejection as a function of frequency is shown in the following figure.





The Effect of PCB Layout on ACS706 Thermal Performance

Eight different PC boards were fabricated to characterize the effect of PCB design on the operating junction temperature of the Hall-effect IC inside of the ACS706. These PC boards are shown in the figure below.



2 oz. Cu on one side of board

2 oz. Cu on both sides of board

An ACS706 device was soldered on to each PCB for thermal testing. The results of the testing are shown in the following table.

Test Results on Eight Thermal Characterization PCBs

Tested at 15A, T_A = 20°C, still air, 2 oz. copper traces, current carried on and off board by 14 gauge wires

PC Boards Sides with Traces	Trace Width (mm)	Trace Length (mm)	Temperature Rise Above Ambient (°C)
	4	50	90
	1.5	50	Overheated
'	4	10	48
	1.5	10	110
	4	50	53
	1.5	50	106
2	4	10	38
	1.5	10	54




Improved PC Board Designs

The eight PC boards in the figure above do not represent an ideal PC board for use with the ACS706. The ACS706 evaluation boards, for sale at the Allegro Web site On-Line Store, represent a more optimal PC board design (see photo below). On the evaluation boards, the current to be sensed flows through very wide traces that were fabricated using 2 layers of 2 oz. copper. Thermal management tests were conducted on the Allegro evaluation boards and all tests were performed using the same test conditions described in the bulleted list above. The results for these thermal tests are shown in the table below. When using the Allegro evaluation boards we see that even at an applied current of 20 A the junction temperature of the ACS706 is only \approx 30 degrees above ambient temperature.

Test Results on Eight Electrical Characterization PCBs

Tested at T_A = 20°C, still air


Applied Current (A)	Temp Rise Above Ambient (°C)
15	22
20	31



Allegro Current sensor IC evaluation board with ACS706 and external connections.



Package LC, 8-pin SOIC



The products described herein are manufactured under one or more of the following U.S. patents: 5,045,920; 5,264,783; 5,442,283; 5,389,889; 5,581,179; 5,517,112; 5,619,137; 5,621,319; 5,650,719; 5,686,894; 5,694,038; 5,729,130; 5,917,320; and other patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copyright©2005, Allegro MicroSystems, Inc.

