



DESCRIPTION

The A93C56 provides 2048 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 128 words of 16 bits each, when the ORG pin is connected to V_{CC} and 256 words of 8 bits each when it is tied to ground.

The A93C56 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate erase cycle is required before write. The Write cycle is only enabled when it is in the Erase/Write Enable state. When CS is brought "high" following the initiation of a write cycle, the DO pin outputs the Ready/Busy status.

The A93C56 is available in SOP8 and TSSOP8 Package.

FEATURES

- Three-wire Serial Interface
- V_{CC} = 1.8V to 5.5V
- Sequential Read Operation
- 2 MHz Clock Rate (5V) Compatibility
- Self-timed Write Cycle (5 ms max)
- 1 Million Write Cycles guaranteed
- Data Retention > 100 Years
- Available in SOP8 and TSSOP8 Package

ORDERING INFORMATION

Package Type	Part Number	
SOP8	M8	A93C56M8R
		A93C56M8U
		A93C56M8VR
		A93C56M8VU
TSSOP8	TMX8	A93C56TMX8R
		A93C56TMX8U
		A93C56TMX8VR
		A93C56TMX8VU
Note	R: Tape & Reel U: Tube V: Halogen free Package	
AiT provides all RoHS products suffix “ V ” means Halogen free Package		



PIN DESCRIPTION

<p style="text-align: center;">Top View</p>		<p style="text-align: center;">Top View</p>	
Pin #		Symbol	Functions
SOP8	TSSOP8		
1	1	CS	Chip Select
2	2	SK	Serial Data Clock
3	3	DI	Serial Data Input
4	4	DO	Serial Data Output
5	5	GND	Ground
6	6	ORG	Internal Organization
7	7	DC	Don't Connect
8	8	V _{CC}	Power Supply



ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage	-0.3V to +6.5V
Input/ Output Voltage	GND-0.3V to V _{CC} +0.3V
Operating Ambient Temperature	-40°C to +85°C
Storage Temperature	-65°C to +150°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

PIN CAPACITANCE

T_A=25°C, f=1.0MHz, V_{CC}=+1.8V (Unless otherwise specified)

PARAMETER	SYMBOL	MAX	UNIT	CONDITION
Output Capacitance (DO)	C _{OUT}	5	pF	V _{OUT} =0V
Input Capacitance (CS, SK, DI)	C _{IN}	5	pF	V _{IN} =0V



DC ELECTRICAL CHARACTERISTICS

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +1.8\text{V}$ to $+5.5\text{V}$ (Unless otherwise specified)

Parameter	Symb	Condition		MIN	TYP	MAX	Unit	
Supply Voltage	V _{CC1}			1.8	-	5.5	V	
Supply Voltage	V _{CC2}			2.7	-	5.5	V	
Supply Voltage	V _{CC3}			4.5	-	5.5	V	
Supply Current	I _{CC}	V _{CC} =5.0V	Read at 1.0MHz	-	0.2	2.0	mA	
			Write at 1.0MHz	-	0.9	3.0		
Standby Current	I _{SB1}	V _{CC} =1.8V	CS=0V	-	-	1.0	uA	
Standby Current	I _{SB2}	V _{CC} =2.7V		-	-	1.0		
Standby Current	I _{SB3}	V _{CC} =5.0V		-	-	1.0		
Input Leakage ^{Note1}	I _{IL}	V _{IN} =0V to V _{CC}		-	0.1	1.0	uA	
Input Leakage ^{Note2}	I _{IL}	V _{IN} =0V to V _{CC}		-	2.0	3.0	uA	
Output Leakage	I _{OL}	V _{IN} =0V to V _{CC}		-	0.1	1.0	uA	
Input Low Voltage ^{Note3}	V _{IL1}	2.7V ≤ V _{CC} ≤ 5.5V		-0.3	-	0.8	V	
Input High Voltage ^{Note3}	V _{IH1}			2.0	-	V _{CC} +0.3		
Input Low Voltage ^{Note3}	V _{IL2}	1.8V ≤ V _{CC} ≤ 2.7V		-0.5	-	V _{CC} +0.3	V	
Input High Voltage ^{Note3}	V _{IH2}			V _{CC} x0.7	-	V _{CC} +0.3		
Output Low Voltage	V _{OL1}	2.7V ≤ V _{CC} ≤ 5.5V		I _{OL} = 2.1mA	-	-	0.4	V
Output High Voltage	V _{OH1}			I _{OH} = -0.4mA	2.4	-	-	
Output Low Voltage	V _{OL2}	1.8V ≤ V _{CC} ≤ 2.7V		I _{OL} =0.15mA	-	-	0.2	V
Output High Voltage	V _{OH2}			I _{OH} =-100uA	V _{CC} -0.2	-	-	

NOTE1: DI, CS, SK input pin

NOTE2: ORG input pin

NOTE3: V_{IL} min and V_{IH} max are reference only and are not tested.



AC ELECTRICAL CHARACTERISTICS


$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +1.8\text{V}$ to $+5.5\text{V}$, $C_L = 1$ TTL Gate and 100pF , unless otherwise specified.

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
SK Clock Frequency	f_{SK}	$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	0	-	0.25	MHz
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	0	-	1	
		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$	0	-	2	
SK High Time	t_{SKH}	$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	1000	-	-	ns
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	250	-	-	
		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$	250	-	-	
SK Low Time	t_{SKL}	$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	1000	-	-	ns
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	250	-	-	
		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$	250	-	-	
Minimum CS Low Time	t_{CS}	$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	1000	-	-	ns
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	250	-	-	
		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$	250	-	-	
CS Setup Time	t_{CSS}	Relative to SK				ns
		$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	200	-	-	
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	50	-	-	
		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$	50	-	-	
DI Setup Time	t_{DIS}	Relative to SK				ns
		$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	400	-	-	
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	100	-	-	
		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$	100	-	-	
CS Hold Time	t_{CSH}	Relative to SK	0	-	-	ns
DI Hold Time	t_{DIH}	Relative to SK				ns
		$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	400	-	-	
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	100	-	-	
		$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$	100	-	-	
Output Delay to "1"	t_{PD1}	AC Test				ns
		$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	-	-	1000	
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	-	-	250	
Output Delay to "0"	t_{PD0}	AC Test				ns
		$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	-	-	1000	
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	-	-	250	
CS to Status Valid	t_{SV}	AC Test				ns
		$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	-	-	1000	
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	-	-	250	
CS to DO in High Impedance	t_{DF}	AC Test $C_S = V_{IL}$				ns
		$1.8\text{V} \leq V_{CC} \leq 5.5\text{V}$	-	-	400	
		$2.7\text{V} \leq V_{CC} \leq 5.5\text{V}$	-	-	100	
Write Cycle Time	t_{WP}		-	1.5	5	ms
5.0V, 25°C ^{Note1}	Endurance		1M	-	-	Write Cycles

NOTE1: This parameter is characterized and is not 100% tested.



BLOCK DIAGRAM



When the ORG pin is connected to V_{CC}, the “x16” organization is selected. When it is connected to ground, the “x8” organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pull-up, then “x16” organization is selected.



DETAILED INFORMATION

The A93C56 is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a start bit (logic“1”) followed by the appropriate OP Code and the desired memory address location.

Instruction Set of A93C56

Instruction	SB	OP Code	Address		Data		Comments
			x8	x16	x8	x16	
READ	1	10	A ₈ - A ₀	A ₇ - A ₀			Reads data stored in memory, at specified address
EWEN	1	00	11XXXXXXXX	11XXXXXX			Write enable must precede all programming modes
ERASE	1	11	A ₈ - A ₀	A ₇ - A ₀			Erase memory location A _n - A ₀
WRITE	1	01	A ₈ - A ₀	A ₇ - A ₀	D ₇ - D ₀	D ₁₅ - D ₀	Writes memory location A _n - A ₀
ERAL	1	00	10XXXXXXXX	10XXXXXX			Erases all memory locations. Valid only at V _{CC} = 4.5V to 5.5V
WRAL	1	00	01XXXXXXXX	01XXXXXX	D ₇ - D ₀	D ₁₅ - D ₀	Writes all memory locations. Valid only at V _{CC} = 4.5V to 5.5V
EWDS	1	00	00XXXXXXXX	00XXXXXX			Disables all programming instructions

Note: The X's in the address field represent don't care values and must be clocked.

READ (READ)

The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic “0”) precedes the 8- bit or 16-bit data output string. The A93C56 supports sequential read operations. The device will automatically increment the internal address pointer and clock out the next memory location as long as Chip Select (CS) is held high .In this case, the dummy bit (logic “0”) will not be clocked out between memory locations, thus allowing for a continuous stream of data to be read.

ERASE/WRITE (EWEN):

To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or V_{CC} power is removed from the part.