1K (128 X 8 OR 64 X 16)

DESCRIPTION

The A93C46 provides 1024 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64 words of 16 bits each, when the ORG pin is connected to Vcc and 128 words of 8 bits each when it is tied to ground. The A93C46 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate erase cycle is required before write. The Write cycle is only enabled when it is in the Erase/Write Enable state. When CS is brought "high" following the initiation of a write cycle, the DO pin outputs the Ready/Busy status.

The A93C46 is available in SOP8 and TSSOP8 Package.

FEATURES


- Three-Wire Serial Interface
- V_{CC}=1.8V to 5.5V
- Self-Timed Write Cycle (5ms Max)
- 2 MHz Rate(5V) Compatibility
- 1 Million Write Cycles Guaranteed
- Data Retention > 100 Years
- Available in SOP8 and TSSOP8 Package

ORDERING INFORMATION

Package Type	Part Number				
		A93C46M8R			
CODO	MO	A93C46M8U			
SOP8	M8	A93C46M8VR			
		A93C46M8VU			
	TMX8	A93C46TMX8R			
TOCODA		A93C46TMX8U			
TSSOP8		A93C46TMX8VR			
		A93C46TMX8VU			
	R: Tape	R: Tape & Reel			
Note	U: Tube				
	V: Halogen free Package				
AiT provides all RoHS products					
SC: " > 1 "		. 5			



PIN DESCRIPTION



Pin#		Cumbal	Eurotiona		
SOP8	TSSOP8	Symbol	Functions		
1	1	CS	Chip Select		
2	2	SK	Serial Data Clock		
3	3	DI	Serial Data Input		
4	4	DO	Serial Data Output		
5	5	GND	Ground		
6	6	ORG	Internal Organization		
7	7	DC	Don't Connect		
8	8	Vcc	Power Supply		

ABSOLUTE MAXIMUM RATINGS

Operating Ambient Temperature	-40°C to +85°C
Storage Temperature	-65°C to +150°C
DC Supply Voltage	-0.3V to +6.5V
Input/Output Voltage	GND-0.3V to V _{CC} +0.3V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

PIN CAPACITANCE

T_A=25°C, f=1.0MHz, V_{CC}=+1.8V (Unless otherwise noted)

Parameter	Symbol	Condition	Max	Unit
Output Capacitance (DO)	Соит	V _{OUT} =0V	5	pF
Input Capacitance (CS, SK, DI)	C _{IN}	V _{IN} =0V	5	pF

DC ELECTRICAL CHARACTERISTICS

 T_A =-40°C to +85°C, V_{CC} =+1.8V to +5.5V (Unless otherwise specified)

Parameter	Symbol	С	MIN	TYP	MAX	Unit	
Supply Voltage	V _{CC1}			1.8	-	5.5	V
Supply Voltage	V _{CC2}			2.7	-	5.5	V
Supply Voltage	V _{CC3}			4.5	-	5.5	V
0 10 1		\/ 5 O\/	Read at 1.0MHz	-	0.2	2.0	
Supply Current	I _{CC}	V _{CC} =5.0V	Write at 1.0MHz	-	0.9	3.0	mA
Standby Current	I _{SB1}	V _{CC} =1.8V		-	-	1.0	
Standby Current	I _{SB2}	Vcc=2.7V	CS=0V	-	-	1.0	uA
Standby Current	I _{SB3}	V _{CC} =5.0V		-	-	1.0	
Input Leakage	I _{IL} Note1	V _{IN} =0V to V _C	-	0.1	1.0	uA	
Input Leakage	I _{IL} Note2	V _{IN} =0V to V _C C	-	2.0	3.0	uA	
Output Leakage	loL	V _{IN} =0V to V _C C	V _{IN} =0V to V _{CC}			1.0	uA
Input Low Voltage	V _{IL1} Note3	0.717	5.5)/	-0.3	-	0.8	
Input High Voltage	V _{IH1} Note3	2.7V ≤ V _{CC} ≤	5.5V	2.0	-	V _{CC} +0.3	V
Input Low Voltage	V _{IL2} Note3	4.007.407.4	0.71/	-0.3	-	V _{CC} +0.3	
Input High Voltage	V _{IH2} Note3	1.8V ≤ V _{CC} ≤ 2.7V		Vcc x0.7	-	Vcc+0.3	V
Output Low Voltage	V _{OL1}		I _{OL} = 2.1mA	-	-	0.4	
Output High Voltage	V _{OH1}	2.7V≤V _{CC} ≤5.5	I _{OH} =-0.4mA	2.4	-	-	V
Output Low Voltage	V _{OL2}	1.8V≤V _{CC} ≤2.7	I _{OL} =0.15mA	-	-	0.2	V
Output High Voltage	V _{OH2}	1.0V \ V CC \ Z.1	I _{OH} =-100uA	Vcc-0.2	-	-	V

NOTE1: DI、CS、SK input pin NOTE2: ORG input pin

NOTE3: V_{IL} min and V_{IH} max are reference only and are not tested.


AC ELECTRICAL CHARACTERISTICS

 T_A =-40°C to +85°C, V_{CC} =+1.8V to +5.5V, C_L =1 TTL Gate and 100pF, unless otherwise noted.

Parameter	Symbol	, =	Condition	MIN	TYP	MAX	Unit
		1.	8V ≤ V _{CC} ≤ 5.5V	0	-	0.25	
SK Clock Frequency	fsĸ	2.	7V ≤ V _{CC} ≤ ≤5.5V	0	-	1	MHz
		4.5	5V ≤ V _{CC} ≤ ≤5.5V	0	-	2	
		1.	8V ≤ V _{CC} ≤ 5.5V	1000	-	-	ns
SK High Time	tsкн	2.	7V ≤ V _{CC} ≤ ≤5.5V	250	-	-	
		4.5	5V ≤ V _{CC} ≤ ≤5.5V	250	-	-	
		1.	8V ≤ V _{CC} ≤ 5.5V	1000	-	-	
SK Low Time	t _{skL}	2.7	7V ≤ V _{CC} ≤ ≤5.5V	250	-	-	ns
		4.	5V ≤ V _{CC} ≤ ≤5.5V	250	-	-	
		1.	$8V \le V_{CC} \le 5.5V$	1000	-	-	
Minimum CS Low Time	tcs	2.7	7V ≤ V _{CC} ≤ ≤5.5V	250	-	-	ns
		4.5	5V ≤ V _{CC} ≤ ≤5.5V	250	-	-	
		Relativ	e to SK				
00 0 d a Time		1.	$8V \le V_{CC} \le 5.5V$	200	_	-	
CS Setup Time	t css	2.	7V ≤ V _{CC} ≤ 5.5V	50	-	-	ns
		4.	5V ≤ V _{CC} ≤ 5.5V	50	-	-	
		Relativ	e to SK	l	l	I .	
	t _{DIS}	1.	8V ≤ V _{CC} ≤ 5.5V	400	-	-	ns
DI Setup Time		2.	7V ≤ V _{CC} ≤ 5.5V	100	-	-	
		4.	5V ≤ V _{CC} ≤ 5.5V	100	-	-	
CS Hold Time	tсsн	Relativ	e to SK	0	-	-	ns
			e to SK	•			
DI Hold Time	tын		8V ≤ V _{CC} ≤ 5.5V	400	-	-	ns
Di Floid Tillie			$7V \le V_{CC} \le 5.5V$	100	-	-	
		4.	5V ≤ V _{CC} ≤ 5.5V	100	-	-	
		AC	$1.8V \le V_{CC} \le 5.5V$	-	-	1000	
Output Delay to "1"	t PD1	Test	2.7V ≤ V _{CC} ≤ 5.5V	-	-	250	ns
			$4.5V \le V_{CC} \le 5.5V$	-	-	250	
Output Dalay to "O"	1	AC	$1.8V \le V_{CC} \le 5.5V$	-	-	1000	
Output Delay to "0"	t _{PD0}	Test	$2.7V \le V_{CC} \le 5.5V$ $4.5V \le V_{CC} \le 5.5V$	-	-	250 250	ns
			$1.8V \le V_{CC} \le 5.5V$	-	-	1000	
CS to Status Valid	t sv	AC	$2.7V \le V_{CC} \le 5.5V$		_	250	ne
CS to Status Vallu	ιsν	Test	$4.5V \le V_{CC} \le 5.5V$	-	_	250	ns
		AC Te	st CS = V _{IL}			200	
CS to DO in High	tor	$1.8V \le V_{CC} \le 5.5V$		l <u>-</u>	l -	400	
Impedance			$7V \le V_{CC} \le 5.5V$	-	-	100	ns
			$5V \le V_{CC} \le 5.5V$	-	-	100	
Write Cycle Time	twp	- 55		-	1.5	5	ms
5.0V, 25°C	Endurance Note4			1M	-	-	Write Cycles

NOTE4: This parameter is characterized and is not 100% tested

BLOCK DIAGRAM



When the ORG pin is connected to V_{CC} , the "x16" organization is selected. When it is connected to ground, the "x8" organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 M Ω pull-up, then "x16" organization is selected.

DETAILED INFORMATION

The A93C46 is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a start bit (logic"1") followed by the appropriate op code and the desired memory address location.

Instruction set for the A93C46

Instruction	SB	OP Code	Addr	ess	D	Data	
mou douon		01 0000	x 8	x16	x8	x16	Sommonto
READ	1	10	A ₆ - A ₀	A ₅ - A ₀			Reads data stored in memory, at specified address
EWEN	1	00	11XXXXX	11XXXX			Write enable must precede all programming modes
ERASE	1	11	A ₆ - A ₀	A ₅ - A ₀			Erase memory location An - A ₀
WRITE	1	01	A ₆ - A ₀	A ₅ - A ₀	D7 - D0	D ₁₅ - D ₀	Writes memory location An - A ₀
ERAL	1	00	10XXXXX	10XXXX			Erases all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V
WRAL	1	00	01XXXXX	01XXXX	D ₇ - D ₀	D ₁₅ - D ₀	Writes all memory locations. Valid only at V_{CC} = 4.5V to 5.5V
EWDS	1	00	00XXXXX	00XXXX			Disables all programming instructions

Note: The X's in the address field represent don't care values and must be clocked.

READ (READ): The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- bit or 16-bit data output string.

ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or Vcc power is removed from the part.



ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1"state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (T_{CS}). A logic "1" at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle, twp, starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (Tcs). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A Ready/Busy status cannot be obtained if the CS is brought high after the end of the self timed programming cycle, TWP.


ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (T_{CS}). The ERAL instruction is valid only at V_{CC} = 5.0V ± 10%.

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250ns (T_{CS}). The WRAL instruction is valid only at $V_{CC} = 5.0V \pm 10\%$.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

Timing Diagrams

Fig1. Synchronous Data Timing



Organization Key for Timing Diagrams

1/0	A93C46			
I/O	X 16	X 8		
AN	A5	A6		
DN	D15	D7		

Fig2. READ Timing




Fig3. EWEN Timing




Fig4. EWDS Timing






Fig5. WRITE Timing








Fig7. ERASE Timing







Fig8. ERAL Timing (Valid only at Vcc=4.5V to 5.5V)



PACKAGE INFORMATION


Dimension in SOP8 (Unit: mm)





Symbol	Min	Max		
А	-	1.770		
A1	0.080	0.280		
A2	-	1.770		
b	0.440	0.530		
С	0.210	0.260		
D	4.700	5.100		
Е	3.700	4.100		
E1	5.800	6.200		
е	1.270(BSC)			
L	0.400	1.270		
θ	0°	8°		

Dimension in TSSOP8 Package (Unit: mm)



Symbol	Min	Max			
D	2.830	3.030			
E	4.300	4.500			
b	0.200	0.280			
С	0.090	0.200			
E1	6.200	6.600			
А	-	1.200			
A2	0.900	1.050			
A1	0.050	0.150			
е	0.65 (BSC)				
L	0.450	0.750			
Н	0.25(TYP)				
θ	0°	8°			



IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or serve property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.