

Description

The 9Z61195D is a second-generation, enhanced-performance DB1900Z derivative differential buffer. The part is a pin-compatible upgrade to the 9Z61195A, offering much improved phase jitter performance. A fixed external feedback maintains low drift for critical QPI/UPI applications. In fanout mode, the 9Z61195D meets the DB2000Q additive phase jitter specification.

PCIe Clocking Architectures

- Common Clocked (CC)
- Independent Reference (IR) with and without spread spectrum

Typical Applications

- Servers
- Storage
- Networking
- SSDs

Output Features

19 Low-Power (LP) HCSL output pairs with 85Ω Zout


Features

- LP-HCSL outputs with 85Ω Zout; eliminate 76 resistors, save 130mm² of area
- SMBus OE bits; software control of each output
- 9 selectable SMBus addresses; multiple devices can share same SMBus segment
- Selectable PLL bandwidths; minimizes jitter peaking in cascaded PLL topologies
- Hardware/SMBus control of PLL bandwidth and bypass; change mode without power cycle
- Spread spectrum compatible; tracks spreading input clock for EMI reduction
- 10 × 10 mm 72-VFQFPN package; small board footprint

Key Specifications

- Cycle-to-cycle jitter: < 50ps
- Output-to-output skew: < 50ps
- Input-to-output delay: Fixed at 0ps
- Input-to-output delay variation: < 50ps
- Additive Phase jitter: PCle Gen4 < 53fs rms
- Additive Phase jitter: IF-UPI < 70fs rms
- Additive Phase jitter: DB2000Q filter < 30fs rms

Block Diagram






Contents

Description
PCIe Clocking Architectures
Typical Applications
Output Features
Features
Key Specifications
Block Diagram
Pin Assignments
Pin Descriptions
Absolute Maximum Ratings
Electrical Characteristics
Power Connections
Functionality at Power-Up
PLL Operating Mode
SMBus Addressing
Test Loads
Alternate Terminations
Clock Periods
General SMBus Serial Interface Information
Package Outline Drawings
Marking Diagram
Ordering Information
Revision History



Pin Assignments

Figure 1. Pin Assignments for 10 × 10 mm 72-VFQFPN Package – Top View



10 x 10 mm 72-VFQFPN

Notes: Pins with ^ prefix have internal 120kohm pull-up Pins with v prefix have internal 120kohm pull-down

Pins with ^v prefix have internal 120kohm pull-up/pull-down (biased to VDD/2)



Pin Descriptions

Table 1. Pin Descriptions

Number	Name	Туре	Description
1	V_{DDA}	Power	Power supply for PLL core.
2	GNDA	GND	Ground pin for the PLL core.
3	^100M_133M#	Latched In	3.3V input to select operating frequency. This pin has an internal $120k\Omega$ pull-up resistor. See <i>Functionality</i> table for definition.
4	^vHIBW_BYPM_LOBW#	Latched In	Tri-level input to select High BW, Bypass or Low BW mode. This pin is biased to $V_{DD}/2$ (Bypass Mode) with internal pull up/pull down resistors. See <i>PLL Operating Mode</i> table for details.
5	^CKPWRGD_PD#	Input	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal $120k\Omega$ pull-up resistor.
6	GND	GND	Ground pin.
7	V _{DDR}	Power	Power supply for differential input clock (receiver). This V _{DD} should be treated as an analog power rail and filtered appropriately. Nominally 3.3V.
8	DIF_IN	Input	HCSL true input.
9	DIF_IN#	Input	HCSL complementary input.
10	^SADR0_tri	Input	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if present, to decode SMBus addresses. It has an internal $120k\Omega$ pull-up resistor. See the SMBus Address Selection table.
11	SMBDAT	I/O	Data pin of SMBUS circuitry.
12	SMBCLK	Input	Clock pin of SMBUS circuitry.
13	^SADR1_tri	Input	SMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if present, to decode SMBus addresses. It has an internal $120k\Omega$ pull-up resistor. See the SMBus Address Selection table.
14	FBOUT_NC#	Output	Complementary half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.
15	FBOUT_NC	Output	True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.
16	GND	GND	Ground pin.
17	DIF0	Output	Differential true clock output.
18	DIF0#	Output	Differential complementary clock output.
19	DIF1	Output	Differential true clock output.
20	DIF1#	Output	Differential complementary clock output.
21	V _{DDIO}	Power	Power supply for differential outputs.
22	GND	GND	Ground pin.
23	DIF2	Output	Differential true clock output.
24	DIF2#	Output	Differential complementary clock output.
25	DIF3	Output	Differential true clock output.



Table 1. Pin Descriptions (Cont.)

Number	Name	Туре	Description
26	DIF3#	Output	Differential complementary clock output.
27	GND	GND	Ground pin.
28	V_{DD}	Power	Power supply, nominally 3.3V.
29	DIF4	Output	Differential true clock output.
30	DIF4#	Output	Differential complementary clock output.
31	DIF5	Output	Differential true clock output.
32	DIF5#	Output	Differential complementary clock output.
33	$V_{\rm DDIO}$	Power	Power supply for differential outputs.
34	GND	GND	Ground pin.
35	DIF6	Output	Differential true clock output.
36	DIF6#	Output	Differential complementary clock output.
37	DIF7	Output	Differential true clock output.
38	DIF7#	Output	Differential complementary clock output.
39	GND	GND	Ground pin.
40	$V_{\rm DDIO}$	Power	Power supply for differential outputs.
41	DIF8	Output	Differential true clock output.
42	DIF8#	Output	Differential complementary clock output.
43	DIF9	Output	Differential true clock output.
44	DIF9#	Output	Differential complementary clock output.
45	V_{DD}	Power	Power supply, nominally 3.3V.
46	GND	GND	Ground pin.
47	DIF10	Output	Differential true clock output.
48	DIF10#	Output	Differential complementary clock output.
49	DIF11	Output	Differential true clock output.
50	DIF11#	Output	Differential complementary clock output.
51	GND	GND	Ground pin.
52	$V_{\rm DDIO}$	Power	Power supply for differential outputs.
53	DIF12	Output	Differential true clock output.
54	DIF12#	Output	Differential complementary clock output.
55	DIF13	Output	Differential true clock output.
56	DIF13#	Output	Differential complementary clock output.
57	V_{DDIO}	Power	Power supply for differential outputs.
58	GND	GND	Ground pin.
59	DIF14	Output	Differential true clock output.
60	DIF14#	Output	Differential complementary clock output.
61	DIF15	Output	Differential true clock output.



Table 1. Pin Descriptions (Cont.)

Number	Name	Туре	Description
62	DIF15#	Output	Differential complementary clock output.
63	GND	GND	Ground pin.
64	V_{DD}	Power	Power supply, nominally 3.3V.
65	DIF16	Output	Differential true clock output.
66	DIF16#	Output	Differential complementary clock output.
67	DIF17	Output	Differential true clock output.
68	DIF17#	Output	Differential complementary clock output.
69	V_{DDIO}	Power	Power supply for differential outputs.
70	GND	GND	Ground pin.
71	DIF18	Output	Differential true clock output.
72	DIF18#	Output	Differential complementary clock output.
73	EPAD	GND	Connect EPAD to ground.

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 9Z61195D at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	V_{DDx}				3.9	V	1,2
Input Low Voltage	V _{IL}		GND - 0.5			V	1
Input High Voltage	V _{IH}	Except for SMBus interface.			V _{DD} + 0.5	V	1,3
Input High Voltage	V _{IHSMB}	SMBus clock and data pins.			3.9	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD Protection	ESD prot	Human Body Model.	2000			V	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 3.9V.



Electrical Characteristics

T_{AMB} = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions.

Table 3. SMBus Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
SMBus Input Low Voltage	V _{ILSMB}				0.8	V	
SMBus Input High Voltage	V _{IHSMB}		2.1		V _{DDSMB}	V	
SMBus Output Low Voltage	V _{OLSMB}	At I _{PULLUP} .			0.4	V	
SMBus Sink Current	I _{PULLUP}	At V _{OL} .	4			mA	
Nominal Bus Voltage	$V_{\rm DDSMB}$		2.7		3.6	V	1
SCLK/SDATA Rise Time	t _{RSMB}	(Max V_{IL} - 0.15V) to (Min V_{IH} + 0.15V).			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min V_{IH} + 0.15V) to (Max V_{IL} - 0.15V).			300	ns	1
SMBus Operating Frequency	f _{MAXMB}	Maximum SMBus operating frequency.			400	kHz	5

¹ Guaranteed by design and characterization, not 100% tested in production.

Table 4. DIF_IN Clock Input Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input Crossover Voltage – DIF_IN	V_{CROSS}	Cross over voltage.	150		900	mV	1
Input Swing – DIF_IN	V _{SWING}	Differential value.	300			mV	1
Input Slew Rate – DIF_IN	dv/dt	Measured differentially.	0.35		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$.	-5		5	μΑ	
Input Duty Cycle	d _{tin}	Measurement from differential waveform.	45		55	%	1
Input Jitter –Cycle to Cycle	J_{DIFIn}	Differential measurement.	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Control input must be monotonic from 20% to 80% of input swing.

 $^{^3}$ Time from deassertion until outputs are > 200 mV.

⁴ DIF_IN input.

⁵ The differential input clock must be running for the SMBus to be active.

² Slew rate measured through ±75mV window centered around differential zero.



Table 5. Input/Supply/Common Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	V _{DD} x	Supply voltage for core and analog.	3.135	3.3	3.465	V	
Output Supply Voltage	V _{DDIO}	Supply voltage for DIF outputs, if present.	0.9975	1.05	3.465	V	
Ambient Operating Temperature	T _{AMB}	Industrial range.	-40	25	85	°C	
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus, tri-level inputs.	2		V _{DD} + 0.3	V	
Input Low Voltage	V _{IL}	Single-ended inputs, except SMBus, tri-level inputs.	GND - 0.3		0.8	V	
Input High Voltage	V _{IH}	Tri-level inputs ("_tri" suffix).	2.2		V _{DD} + 0.3	٧	
Input Mid Voltage	V _{IM}	Tri-level inputs ("_tri" suffix).	1.2	V _{DD} /2	1.8	V	
Input Low Voltage	V _{IL}	Tri-level inputs ("_tri" suffix).	GND - 0.3		0.8	V	
	I _{IN}	Single-ended inputs, V _{IN} = GND, V _{IN} = V _{DDx} .	-5		5	μA	
Input Current	I _{INP}	Single-ended inputs $V_{IN} = 0 \text{ V}$; Inputs with internal pull-up resistors. $V_{IN} = V_{DD}$; Inputs with internal pull-down resistors.	-50		50	μA	
	F _{IBYP}	Bypass Mode.	1		400	MHz	
Input Frequency	F _{IPLL}	100MHz PLL Mode.	98	100.00	102	MHz	
	F _{IPLL}	133.33MHz PLL Mode.	130	133.33	136	MHz	
Pin Inductance	L _{pin}				7	nΗ	1
	C _{IN}	Logic Inputs, except DIF_IN.	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs.	1.5		2.7	pF	1,4
	C _{OUT}	Output pin capacitance.			6	pF	1
Clk Stabilization	t _{STAB}	From V _{DD} power-up and after input clock stabilization or deassertion of PD# to 1st clock.			1.8	ms	1,2
Input SS Modulation Frequency PCle	f _{MODINPCle}	Allowable frequency for PCIe applications (triangular modulation).	30		33	kHz	
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# deassertion.			300	μs	1,3
Tfall	t _F	Fall time of control inputs.			5	ns	2
Trise	t _R	Rise time of control inputs.			5	ns	2

 $^{^{\}rm 1}$ Guaranteed by design and characterization, not 100% tested in production.

 $^{^{2}}$ Control input must be monotonic from 20% to 80% of input swing.

 $^{^3}$ Time from deassertion until outputs are > 200mV, PLL Mode.

⁴ DIF_IN input.



Table 6. Current Consumption

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
	I _{DDA+R}	V_{DDA} + V_{DDR} pins, all outputs at 100MHz, C_L = 2pF; Zo = 85 Ω .		54	65	mA	
Operating Supply Current	I _{DDIO}	V_{DDIO} pins, all outputs at 100MHz, C_L = 2pF; Zo = 85 Ω .		136	169	mA	
	I _{DDx}	All other V_{DD} pins, all outputs at 100MHz, C_L = 2pF; Zo = 85 Ω .		28	38	mA	
,	I_{DDA+R}	V _{DDA} + V _{DDR} pins, all outputs Low/Low.		4	5	mA	
Power Down Current	I _{DDIO}	V _{DDIO} pins, all outputs Low/Low.		0.04	0.1	mA	
	I_{DDx}	All other V_{DD} pins, all outputs Low/Low.		0.4	1	mA	

Table 7. Skew and Differential Jitter Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
CLK_IN, DIF[x:0]	t _{SPO_PLL}	Input-to-output skew in PLL Mode at 100MHz, nominal temperature and voltage.	-100	22	100	ps	1,2,4, 5,8
CLK_IN, DIF[x:0]	t _{PD_BYP}	Input-to-output skew in Bypass Mode at 100MHz, nominal temperature and voltage.	2.2	2.9	3.5	ns	1,2,3, 5,8
CLK_IN, DIF[x:0]	t _{DSPO_PLL}	Input-to-output skew variation in PLL Mode at 100MHz, across voltage and temperature.	-50	0	50	ps	1,2,3, 5,8
		Input-to-output skew variation in Bypass Mode at 100MHz, across voltage and temperature, T _{AMB} = -40 to 85°C.	-250		250	ps	1,2,3, 5,8
CLK_IN, DIF[x:0]	t _{DSPO_BYP}	Input-to-output skew variation in Bypass Mode at 100MHz, across voltage and temperature, T _{AMB} = -40 to 85°C.	-350		350	ps	1,2,3, 5,8
	t _{DTE}	Random differential tracking error between two 9ZX devices in Hi BW Mode.			5	ps (rms)	1,2,3, 5,8
	t _{DSSTE}	Random differential spread spectrum tracking error between two 9ZX devices in Hi BW Mode.			75	ps	1,2,3, 5,8
DIF[x:0]	t _{SKEW_ALL}	Output-to-output skew across all outputs, common to PLL and Bypass Mode, at 100MHz.		36	50	ps	1,2,3, 8
PLL Jitter Peaking	j _{peak-hibw}	LOBW#_BYPASS_HIBW = 1.	0	1	2.5	dB	7,8
PLL Jitter Peaking	j _{peak-lobw}	LOBW#_BYPASS_HIBW = 0.	0	1	2	dB	7,8
PLL Bandwidth	pll _{HIBW}	LOBW#_BYPASS_HIBW = 1.	2	3	4	MHz	8,9
PLL Bandwidth	pll _{LOBW}	LOBW#_BYPASS_HIBW = 0.	0.7	1	1.4	MHz	8,9
Duty Cycle	t _{DC}	Measured differentially, PLL Mode.	45	50	55	%	1



Table 7. Skew and Differential Jitter Parameters (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Duty Cycle Distortion	t _{DCD}	Measured differentially, Bypass Mode at 100MHz.	-1	0	1	%	1,10
Jitter, Cycle to	t _{jcyc-cyc}	PLL Mode.		20	50	ps	1,11
Cycle		Additive jitter in Bypass Mode.		3	10	ps	1,11

¹ Measured into fixed 2pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

Table 8. DIF HCSL/LP-HCSL Outputs

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Slew Rate	dV/dt	Scope averaging on.	2	2.6	3.5	1 – 4	V/ns	1,2,3
Slew Rate Matching	ΔdV/dt	Slew rate matching, scope averaging on.		10	19	20	%	1,4,7
Maximum Voltage	V_{MAX}	Measurement on	660	815	876	1150	mV	7
Minimum Voltage	V _{MIN}	single-ended signal using absolute value (scope averaging off).	-123	-40		-300	mV	7
Crossing Voltage (abs)	V _{CROSS_ABS}	Scope averaging off.	325	397	475	250 – 550	mV	1,5,7
Crossing Voltage (var)	Δ-V _{CROSS}	Scope averaging off.		27	69	140	mV	1,6,7

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

³ All Bypass Mode input-to-output specs refer to the timing between an input edge and the specific output edge created by it.

⁴ This parameter is deterministic for a given device.

⁵ Measured with scope averaging on to find mean value.

⁶ "t" is the period of the input clock.

⁷ Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

⁸ Guaranteed by design and characterization, not 100% tested in production.

⁹ Measured at 3db down or half power point.

¹⁰ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in Bypass Mode.

¹¹ Measured from differential waveform.

² Measured from differential waveform.

³ Slew rate is measured through the V_{SWING} voltage range centered around differential 0 V. This results in a ±150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a ±75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ V_{CROSS} is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

 $^{^6}$ The total variation of all V_{CROSS} measurements in any particular system. Note that this is a subset of V_{CROSS_MIN/MAX} (V_{CROSS} absolute) allowed. The intent is to limit V_{CROSS} induced modulation by setting Δ-V_{CROSS} to be smaller than V_{CROSS} absolute.

⁷ At default SMBus settings.



Table 9. Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architectures

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
	t _{jphPCleG1-CC}	PCIe Gen1		13	34	86	ps (p-p)	1,2,3
		PCIe Gen2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5–16MHz or 8–16MHz, CDR = 5MHz).		0.2	0.63	3	ps (rms)	1,2
Phase Jitter, PLL Mode	tjphPCleG2-CC	PCIe Gen2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5–16MHz or 8–16MHz, CDR = 5MHz).		1.0	1.47	3.1	ps (rms)	1,2
^t jphPCleG	t _{jphPCleG3-CC}	PCIe Gen3 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.2	0.34	1	ps (rms)	1,2
	tjphPCleG4-CC	PCIe Gen4 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.2	0.34	0.5	ps (rms)	1,2
	t _{jphPCleG1-CC}	PCIe Gen1		0.01	0.052		ps (p-p)	1,2,3,4
	^t jphPCleG2-CC	PCIe Gen2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5–16MHz or 8–16MHz, CDR = 5MHz).		0.01	0.052		ps (rms)	1,2,3,4
Additive Phase Jitter, Bypass Mode		PCle Gen2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5–16MHz or 8–16MHz, CDR = 5MHz).		0.0	0.052	Not Applicable	ps (rms)	1,2,3,4
	tjphPCleG3-CC	PCIe Gen3 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.01	0.052		ps (rms)	1,2,3,4
	t _{jphPCleG4-CC}	PCIe Gen4 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.01	0.052		ps (rms)	1,2,3,4



Table 10. Filtered Phase Jitter Parameters - PCIe Independent Reference (IR) Architectures

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Phase Jitter, PLL Mode tjphPCleG2-SRIS tjphPCleG3-SRIS		PCIe Gen2 (PLL BW of 16MHz, CDR = 5MHz).		0.9	1.05	2	ps (rms)	1,2,5
		PCIe Gen3 (PLL BW of 2–4MHz, CDR = 10MHz).		0.6	0.68	0.7	ps (rms)	1,2,5
Additive Phase Jitter,	^t jphPCleG2-SRIS	PCIe Gen2 (PLL BW of 16MHz, CDR = 5MHz).		0.01	0.042	Not	ps (rms)	1,2,4,5
Bypass Mode	tjphPCleG3-SRIS	PCIe Gen3 (PLL BW of 2–4MHz, CDR = 10MHz).		0.01	0.042	Applicable	ps (rms)	1,2,4,5

Notes for PCle Filtered Phase Jitter tables (CC) and (IR).

Table 11. Filtered Phase Jitter Parameters – QPI/UPI

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
		QPI and UPI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI).		0.14	0.25	0.5	ps (rms)	1,2
Phase Jitter, PLL Mode	t _{jphQPI_UPI}	QPI and UPI (100MHz, 8.0Gb/s, 12UI).		0.07	0.09	0.3	ps (rms)	1,2
PLL Mode		QPI & UPI (100MHz, ≥ 9.6Gb/s, 12UI).		0.06	0.074	0.2	ps (rms)	1,2
t _{jphIF-UPI}		IF-UPI		0.1 0.17	0.14 0.2	1	ps (rms)	1,4,5

¹ Applies to all differential outputs when driven by 9SQL495x or equivalent, guaranteed by design and characterization.

² Calculated from Intel-supplied clock jitter tool when driven by 9SQL495x or equivalent with spread on and off.

³ Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk at 1M cycles for a BER of 1⁻¹².

⁴ For RMS values, additive jitter is calculated by solving the following equation for b [$b = sqrt(c^2 - a^2)$] where "a" is rms input jitter and "c" is rms total jitter.

⁵ IR is the new name for Separate Reference Independent Spread (SRIS) and Separate Reference no Spread (SRNS) PCIe clock architectures. According to the PCIe Base Specification Rev4.0 version 0.7 draft, the jitter transfer functions and corresponding jitter limits are not defined for the IR clock architecture. Widely accepted industry limits using widely accepted industry filters are used to populate this table. There are no accepted filters or limits for IR clock architectures at PCIe Gen1 or Gen4 data rates.



Table 11. Filtered Phase Jitter Parameters - QPI/UPI (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
		QPI and UPI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI).		0.00	0.01		ps (rms)	1,2,3
Additive Phase Jitter,	t _{jphQPI_UPI}	QPI and UPI (100MHz, 8.0Gb/s, 12UI).		0.00	0.01	Not Applicable	ps (rms)	1,2,3
Bypass Mode	·	QPI and UPI (100MHz, ≥ 9.6Gb/s, 12UI).		0.00	0.01	Арріісавіе	ps (rms)	1,2,3
	t _{jphIF-} UPI	IF-UPI		0.06	0.07		ps (rms)	1,4

¹ Applies to all differential outputs, guaranteed by design and characterization.

Table 12. Filtered Phase Jitter Parameters - DB2000Q Filter

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Additive Phase Jitter	t _{jph12k-20Madd}	100MHz		20	30	80	fs (rms)	1,2

¹ Applies to all outputs when driven by Wenzel Associates source.

Table 13. Unfiltered Phase Jitter Parameters – 12kHz to 20MHz

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Phase Jitter, PLL Mode	^t jph12k-20MHi	PLL High BW, SSC Off, 100MHz.		194	233		fs (rms)	1,2
Phase Jitter, PLL Mode	t _{jph12k-20MLo}	PLL Low BW, SSC Off, 100MHz.		212	248	Not applicable	fs (rms)	1,2
Additive Phase Jitter, Bypass Mode	t _{jph12k-20MByp}	Bypass Mode, SSC Off, 100MHz.		105	124		fs (rms)	1,2,3

¹ Applies to all outputs when driven by Wenzel Associates source.

² Calculated from Intel-supplied clock jitter tool when driven by 9SQL495x or equivalent with spread on and off.

³ Additive jitter for RMS values is calculated by solving for b [$b = sqrt(c^2 - a^2)$] where "a" is rms input jitter and "c" is rms total jitter.

⁴ Calculated from phase noise analyzer when driven by Wenzel Associates source with Intel-specified brick-wall filter applied.

⁵ Top number is when the buffer is in Low BW mode; bottom number is when the buffer is in High BW mode.

² For RMS values, additive jitter is calculated by solving for b [$b = sqrt(c^2 - a^2)$] where "a" is rms input jitter and "c" is rms total jitter.

² 12kHz to 20MHz brick wall filter.

³ For RMS values, additive jitter is calculated by solving for b [$b = sqrt(c^2 - a^2)$] where "a" is rms input jitter and "c" is rms total jitter.



Power Management

Inp	uts	Control Bits	Outputs		
CKPWRGD_PD#	DIF_IN/DIF_IN#	SMBus EN bit	DIFx/DIFx#	FBOUT_NC/ FBOUT_NC#	PLL State
0	Х	X	Low/Low	Low/Low	Off
1	Running	0	Low/Low	Running	On
	Running	1	Running	Running	On

Power Connections

V _{DD}	V _{DDIO}	GND	Description
1		2	Analog PLL
7		6	Analog input
28, 45, 64	21, 33, 40, 52, 57, 69	16, 22, 27, 34, 39, 46, 51, 58, 63, 70, 73	DIF clocks

14

Functionality at Power-Up

100M_133M#	Input (MHz)	Output (MHz)
1	100.00	100.00
0	133.33	133.33

PLL Operating Mode

HIBW_BYPM_LOBW#	Byte0[7:6]
Low (PLL Low BW)	00
Mid (Bypass)	01
High (PLL High BW)	11

Note: PLL is off in Bypass Mode.



SMBus Addressing

SADR(1:0)_tri	SMBus Address (Read/Write bit = 0)
00	D8
0M	DA
01	DE
M0	C2
MM	C4
M1	C6
10	CA
1M	CC
11	CE

Test Loads




Table 14. Parameters for Low-Power HCSL Output Test Load

Device	Rs (Ω)	Ζο (Ω)	L (inches)	C _L (pF)
9Z61195*	Internal	85	10	2
9Z61195*	7.5	100	10	2

^{*}Contact factory for versions of this device with Zo=100 Ω .

Alternate Terminations

The LP-HCSL can easily drive other logic families. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs"</u> for termination schemes for LVPECL, LVDS, CML and SSTL.



Clock Periods

Table 15. Clock Periods - Differential Outputs with Spread Spectrum Disabled

			Measurement Window							
		1 Clock	1µs	os 0.1s 0.1s 0.1s		1µs	1 Clock			
SSC On	Center Frequency MHz	-c2cjitter AbsPer Minimum	-SSC Short-Term Average Minimum	-ppm Long-Term Average Minimum	0 ppm Period Nominal	+ppm Long-Term Average Maximum	+SSC Short-Term Average Maximum	+c2cjitter AbsPer Maximum	Units	Notes
DIF	100.00	9.94900	_	9.99900	10.00000	10.00100	_	10.05100	ns	1,2,3
DIF	133.33	7.44925		7.49925	7.50000	7.50075		7.55075	ns	1,2,4

Table 16. Clock Periods - Differential Outputs with Spread Spectrum Enabled

		Measurement Window								
		1 Clock	1µs	0.1s	0.1s	0.1s	1µs	1 Clock		
SSC On	Center Frequency MHz	-c2cjitter AbsPer Minimum	-SSC Short-Term Average Minimum	-ppm Long-Term Average Minimum	0 ppm Period Nominal	+ppm Long-Term Average Maximum	+SSC Short-Term Average Maximum	+c2cjitter AbsPer Maximum	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2,3
DIF	133.00	7.44930	7.49930	7.51805	7.51880	7.51955	7.53830	7.58830	ns	1,2,4

¹ Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ accuracy requirements (+/-100ppm). The buffer itself does not contribute to ppm error.

³ Driven by SRC output of main clock, 100MHz PLL Mode or Bypass Mode.

⁴ Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass Mode.



General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) sends the byte count = X
- Renesas clock will acknowledge
- Controller (host) starts sending Byte N-Byte N+X-1
- Renesas clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

	Index Blo	Index Block Write Operation									
Contro	oller (Host)		Renesas (Slave/Receiver)								
Т	starT bit										
Slave	Address										
WR	WRite										
			ACK								
Beginning Byte = N											
			ACK								
Data By	Data Byte Count = X										
			ACK								
Beginn	ing Byte N										
			ACK								
0											
0		X Byte	0								
0		र्क	0								
			0								
Byte	Byte N + X - 1										
			ACK								
Р	stoP bit										

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- Renesas clock will acknowledge
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends Byte 0-Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block Read Operation						
Co	ntroller (Host)		Renesas (Slave/Receiver)				
Т	starT bit						
SI	Slave Address						
WR	WRite						
			ACK				
Begi	inning Byte = N						
			ACK				
RT	Repeat starT						
SI	lave Address						
RD	ReaD						
			ACK				
			Data Byte Count=X				
	ACK						
			Beginning Byte N				
	ACK						
		ω	0				
	0	X Byte	0				
	0	×	0				
0							
			Byte N + X - 1				
N	Not acknowledge						
Р	stoP bit		_				



SMBus Table: PLL Mode and Frequency Select Register

Byte 0	Name	Control Function	Туре	0	1	Default
Bit 7	PLL Mode 1	PLL Operating Mode Rd back 1	R	Soc DI L Operating N	lada Daadhaak Tabla	Latch
Bit 6	PLL Mode 0	PLL Operating Mode Rd back 0	R	See PLL Operating Mode Readback Table		Latch
Bit 5	DIF_18_En	Output Control	RW			1
Bit 4	DIF_17_En	Output Control	RW	Disable (Low/Low)	Enable	1
Bit 3	DIF_16_En	Output Control	RW			1
Bit 2		Reserved				0
Bit 1	Reserved					
Bit 0	100M_133M#	Frequency Select Readback	R	133MHz	100MHz	Latch

SMBus Table: Output Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	DIF_7_En	Output Enable	RW			1
Bit 6	DIF_6_En	Output Enable	RW			1
Bit 5	DIF_5_En	Output Enable	RW		Enable	1
Bit 4	DIF_4_En	Output Enable	RW	Disable (Low/Low)		1
Bit 3	DIF_3_En	Output Enable	RW	Disable (LOW/LOW)	Enable	1
Bit 2	DIF_2_En	Output Enable	RW			1
Bit 1	DIF_1_En	Output Enable	RW			1
Bit 0	DIF_0_En	Output Enable	RW			1

SMBus Table: Output Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	DIF_15_En	Output Control	RW			1
Bit 6	DIF_14_En	Output Control	RW			1
Bit 5	DIF_13_En	Output Control	RW		Frable	1
Bit 4	DIF_12_En	Output Control	RW	Disable (Lew/Lew)		1
Bit 3	DIF_11_En	Output Enable	RW	Disable (Low/Low)	Enable	1
Bit 2	DIF_10_En	Output Enable	RW			1
Bit 1	DIF_9_En	Output Enable	RW			1
Bit 0	DIF_8_En	Output Enable	RW			1



SMBus Table: Reserved Register

Byte 3	Name	Control Function	Туре	0	1	Default
Bit 7	amp[2]	Global Differential output Control (LP-HCSL Outputs Only)	RW	0.21/ 41/4001//	oten Defection OV	1
Bit 6	amp[1]		RW	0.3V-1V 100mV/step Default=0.8V		0
Bit 5	amp[0]		RW			1
Bit 4		Reserved				0
Bit 3	PLL_SW_EN	Enable S/W control of PLL BW	RW	Hardware Latch	SMBus Control	0
Bit 2	PLL Mode 1	PLL Operating Mode 1	RW	Soo DLL Operating N	Iodo Doodhaak Tabla	Latch
Bit 1	PLL Mode 0	PLL Operating Mode 1	RW	See PLL Operating Mode Readback Table		Latch
Bit 0	Reserved					

SMBus Table: Reserved Register

Byte 4	Name	Control Function	Туре	0	1	Default	
Bit 7		Reserved				0	
Bit 6		Reserved				0	
Bit 5	Reserved						
Bit 4	Reserved						
Bit 3	Reserved						
Bit 2		Reserved					
Bit 1	Reserved						
Bit 0		Reserved				0	

SMBus Table: Vendor & Revision ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R	D = 0011		0
Bit 6	RID2	REVISION ID	R			0
Bit 5	RID1	KENIOION ID	R			1
Bit 4	RID0		R			1
Bit 3	VID3		R	ICS/Renesas = 0001		0
Bit 2	VID2	VENDOR ID	R			0
Bit 1	VID1	VENDOR ID	R			0
Bit 0	VID0		R			1



SMBus Table: Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	D	evice ID 7 (MSB)	R	R		1
Bit 6	Device ID 6		R			Х
Bit 5	Device ID 5		R			0
Bit 4	Device ID 4		R	9Z61195D =	Х	
Bit 3		Device ID 3	R	or C3 Hex		Х
Bit 2		Device ID 2	R			0
Bit 1	Device ID 1		R			1
Bit 0		Device ID 0	R			1

SMBus Table: Byte Count

Byte 7	Name	Control Function	Туре	0	1	Default
Bit 7		Reserved				0
Bit 6	Reserved					
Bit 5	Reserved					
Bit 4	BC4		RW		0	
Bit 3	BC3		RW	Default value is 8 hex, so 9 bytes (0 to 8) will be read back by default.		1
Bit 2	BC2	Writing to this register configures how many bytes will be read back.	RW			0
Bit 1	BC1	many sylve will be read suck.	RW			0
Bit 0	BC0		RW			0

Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/us/en/document/psc/72-vfqfpn-package-outline-drawing-100-x-100-x-090-mm-body-epad-595-x-595-mm-050mm-pitch-nlg72p1

Marking Diagram

ICS 9Z61195DKILF LOT

- Line 2: part number.
- Line 3: "LOT" denotes the sequential lot number.
- Line 4:
 - "COO" denotes the country of origin.
 - "YYWW" is the last digits of the year and week that the part was assembled.

COO YYWW



Ordering Information

Orderable Part Number	Differential Output Impedance (Ω)	Package	Carrier Type	Temperature
9Z61195DKILF	85	10 x 10 mm, 0.5mm pitch 72-VFQFPN	Tray	-40° to +85°C
9Z61195DKILFT	85	10 x 10 mm, 0.5mm pitch 72-VFQFPN	Tape and Reel	-40° to +85°C

Revision History


Revision Date	Description of Change		
September 14, 2020	 Reformatted datasheet to Renesas template. Updated Package Outline Drawings and Marking Diagrams sections. 		
May 17, 2018	Updated values in the "DIF HCSL/LP-HCSL" and "Filtered Phase Jitter Parameters - DB2000Q" tables.		
April 13, 2018	Updated absolute maximum supply voltage rating and VIHSMB to 3.9V.		
February 13, 2018	 Updated front page text to indicate DB2000Q compatibility. Removed reference to 5V tolerance in description of SMBDAT and SMBCLK pins. Added DB2000Q Additive phase jitter table. 		
November 2, 2017	Initial release.		

Package Outline Drawing

Package Code:NLG72P1

72-VFQFPN 10.0 x 10.0 x 0.90 mm Body, 0.50 mm Pitch PSC-4208-01, Revision: 04, Date Created: Jul 25, 2023





IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/