

8XC198 COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

8 Kbytes of OTPROM

- 8 Kbytes of On-Chip OTPROM or ROM
- 232 Byte Register File
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- 1.75 µs 16 x 16 Multiply (16 MHz)
- 3.0 µs 32/16 Divide (16 MHz)
- Powerdown and Idle Modes
- 16-Bit Watchdog Timer
- 8-Bit External Bus

- 16 MHz Standard
- **■** Full Duplex Serial Port
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Counter
- Pulse-Width-Modulated Output
- **Four 16-Bit Software Timers**
- 10-Bit A/D Converter with Sample/Hold
- **Extended Temperature Available**

The 8XC198 family offers low-cost entry into Intel's powerful MCS®-96 16-bit microcontroller architecture. Intel's CHMOS process provides a high performance processor along with low power consumption. To further reduce power requirements, the processor can be placed into Idle or Powerdown Mode.

The 8XC198 is the 8-bit bus version of the 8XC196KB. The prefixes mean: 80 (ROMless), 83 (ROM), 87 (OTP) One Time Programmable. The ROM and OTP are available in 8 Kbytes.

Bit, byte, word and some 32-bit operations are available on the 8XC198. With a 16 MHz oscillator a 16-bit addition takes 0.50 μ s, and the instruction times average 0.37 μ s to 1.1 μ s in typical applications.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or counter. Also provided on-chip are an A/D converter, serial port, watchdog timer and a pulse-width-modulated output signal.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0° C to $+70^{\circ}$ C. With the extended temperature range option, operational characteristics are guaranteed over the temperature range of -40° C to $+85^{\circ}$ C.

MCS®-96 is a registered trademark of Intel Corporation.







Figure 1. 87C198 Block Diagram






Figure 3. Chip Configuration (2018H)

Figure 2. Memory Map

WARNING:

Reserved memory locations must not be written or read. The contents and/or function of these locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.



PACKAGING

The 8XC198 is available in a 52-pin PLCC package and an 80-pin QFP package. Contact your local sales office to determine the exact ordering code for the part desired.

Package Designators:

N = 52-pin PLCC S = 80-pin QFP

Thermal Characteristics

Package Type	θ_{ja}	$\theta_{ extsf{jc}}$
PLCC	40°C/W	
QFP	70°C/W	4°C/W

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel Packaging Handbook (Order Number 240800) for a description of Intel's thermal impedance test methodology.




Figure 4. 52-Pin PLCC Package

NOTE:

The above pinout diagram applies to the OTP (87C198) device. The OTP device uses all of the programming pins shown above. The ROM (83C198) device only uses programming pins: AINC, PALE, PMODE.n and PROG. The ROMless (80C198) doesn't use any of the programming pins.






Figure 5. 80-Pin QFP Package

NOTE:

The above pinout diagram applies to the OTP (87C198) device. The OTP device uses all of the programming pins shown above. The ROM (83C198) device only uses programming pins: **AINC**, **PALE**, **PMODE**.n and **PROG**. The ROMless (80C198) doesn't use any of the programming pins.



PIN DESCRIPTIONS

Symbol	Name and Function
V _{CC}	Main supply voltage (5V).
V _{SS}	The PLCC package has 5 $\rm V_{SS}$ pins and the QFP package has 12 $\rm V_{SS}$ pins. All must be connected to digital ground.
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V_{SS} .
V _{PP}	Programming Voltage. Also, timing pin for the return from powerdown circuit.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
RESET	Reset input to and open-drain output from the chip. Input low for at least 4 state times to reset the chip. The subsequent low-to-high transition commences the 10-state Reset Sequence.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
ĒΑ	Input for memory select (External Access). \overline{EA} equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. \overline{EA} equal to a TTL-low causes accesses to these locations to be directed to off-chip memory.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. $\overline{\text{RD}}$ is activated only during external memory reads.
\overline{WR}	Write output to external memory. WR will go low for every external write.
READY	Ready input to lengthen external memory cycles. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	4-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins set the Programming Mode on the EPROM device.



PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
Port 2	Multi-functional port. All of its pins are shared with other functions in the 80C198.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Available as I/O only on the ROM and EPROM devices.
TxD	The TxD pin is used for serial port transmission in Modes 1, 2 and 3. In mode 0 the pin is used as the serial clock output.
RxD	Serial Port Receive pin used for serial port reception. In mode 0 the pin functions as input or output data.
EXTINT	A positive transition on the EXTINT pin will generate an external interrupt.
T2CLK	The T2CLK pin is the Timer2 clock input or the serial port baud rate generator input.
T2RST	A rising edge on the T2RST pin will reset Timer2.
PWM	The PWM output.
PMODE	Programming Mode Select. Determines the EPROM programming algorithm that is performed. PMODE is sampled after a chip reset and should be static while the part is operating.
SID	Slave ID Number. Used to assign each slave a pin of Port 3 or 4 to use for passing programming verification acknowledgement.
PALE	Programming ALE Input. Accepted by the 87C196KB when it is in Slave Programming Mode. Used to indicate that Ports 3 and 4 contain a command/address.
PROG	Programming. Falling edge indicates valid data on PBUS and the beginning of programming. Rising edge indicates end of programming.
PVAL	Program Valid. This signal indicates the success or failure of programming in the Auto Programming Mode. A zero indicates successful programming.
PVER	Program Verification. Used in Slave Programming and Auto CLB Programming Modes. Signal is low after rising edge of PROG if the programming was not successful.
AINC	Auto Increment. Active low signal indicates that the auto increment mode is enabled. Auto Increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.
PORTS 3 and 4 (when programming)	Address/Command/Data Bus. Used to pass commands, addresses, and data to and from slave mode 87C196KBs. Used by chips in Auto Programming Mode to pass command, addresses and data to slaves. Also used in the Auto Programming Mode as a regular system bus to access external memory. Should have pullups to V_{CC} (15 k Ω).



ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

 NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTE:

1. Power dissipation is based on package heat transfer limitations, not device power consumption.

OPERATING CONDITIONS

(All characteristics in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Under Bias	0	+70	°C
V _{CC}	Digital Supply Voltage	4.50	5.50	V
V_{REF}	Analog Supply Voltage	4.50	5.50	V
Fosc	Oscillator Frequency 16 MHz	3.5	16	MHz

NOTE:

ANGND and V_{SS} should be nominally at the same potential.

DC CHARACTERISTICS

Symbol	Description	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5	0.8	٧	
V _{IH}	Input High Voltage (1)	0.2 V _{CC} + 0.9	V _{CC} + 0.5	٧	
V _{IH1}	Input High Voltage on XTAL1	0.7 V _{CC}	V _{CC} + 0.5	٧	
V _{IH2}	Input High Voltage on RESET	2.6	V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage		0.3 0.45 1.5	V V V	$\begin{split} I_{OL} &= 200 \ \mu\text{A} \\ I_{OL} &= 32 \ \text{mA} \\ I_{OL} &= 7 \ \text{mA} \end{split}$
V _{OH}	Output High Voltage (Standard Outputs)	$V_{\rm CC} - 0.3$ $V_{\rm CC} - 0.7$ $V_{\rm CC} - 1.5$		V V V	$\begin{split} I_{OH} &= -200~\mu\text{A} \\ I_{OH} &= -3.2~\text{mA} \\ I_{OH} &= -7~\text{mA} \end{split}$
ILI	Input Leakage Current (Std. Inputs)		±10	μΑ	$0 < V_{\text{IN}} < V_{\text{CC}} - 0.3V$
I _{LI1}	Input Leakage Current (Port 0)		+3	μΑ	0 < V _{IN} < V _{REF}
l _{IL1}	Logical 0 Input Current in Reset (ALE, RD, INST)		-6	mA	$V_{IN} = 0.45 V$
Hyst	Hysteresis on RESET Pin	300		mV	

NOTE:

1. All pins except RESET and XTAL1.



DC CHARACTERISTICS (Continued)

Symbol	Description	Min	Typ ⁽⁶⁾	Max	Units	Test Conditions
Icc	Active Mode Current in Reset		50	60	mA	XTAL1 = 16 MHz
I _{REF}	A/D Converter Reference Current		2	5	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
I _{IDLE}	Idle Mode Current		10	25	mA	
I _{CC1}	Active Mode Current		15	25	mA	XTAL1 = 3.5 MHz
I _{PD}	Powerdown Mode Current		5	30	μΑ	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R _{RST}	Reset Pullup Resistor	6K		50K	Ω	
CS	Pin Capacitance (Any Pin to V _{SS})			10	pF	F _{TEST} = 1.0 MHz

(Notes apply to all specifications)

- 1. Standard Outputs include AD0-15, RD, WR, ALE, INST, HSO pins, PWM/P2.5, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs.
- 2. Standard Inputs include HSI pins, EA, READY, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
- 3. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45V or V_{OH} is held below V_{CC} - 0.7V:
 I_{OL} on Output pins: 10 mA

I_{OL} on Output pins: 10 mA
I_{OH} on Standard Output pins: 10 mA
4. Maximum current per bus pin (data and control) during normal operation is ±3.2 mA.
5. During normal (non-transient) conditions the following total current limits apply:
HSO, P2.0, RXD, RESET
I_{OL}: 29 mA
I_{OH}: 26 mA




Figure 8. I_{CC} and I_{IDLE} vs Frequency



AC CHARACTERISTICS

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, F_{OSC} = 12/16 MHz

The system must meet these specifications to work with the 87C198:

Symbol	Description	Min	Max	Units	Notes
T _{AVYV}	Address Valid to Ready Setup		2 T _{OSC} - 75	ns	
T _{YLYH}	Non READY Time	No up	per limit	ns	
T _{LLYX}	READY Hold after ALE Low	T _{OSC} - 15	2 T _{OSC} - 40	ns	(Note 1)
T _{AVDV}	Address Valid to Input Data Valid		3 T _{OSC} - 55	ns	(Note 2)
T _{RLDV}	RD Active to Input Data Valid		T _{OSC} - 23	ns	(Note 2)
T _{RHDZ}	End of RD to Input Data Float		T _{OSC} - 20	ns	
T _{RXDX}	Data Hold after RD Inactive	0		ns	

NOTES:

- 1. If max is exceeded, additional wait states will occur. 2. When using wait states, add 2 $T_{OSC} \times n$, where n = number of wait states.



AC CHARACTERISTICS

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, F_{OSC} = 12/16 MHz


The 87C198 will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
F _{XTAL}	Frequency on XTAL1 12 MHz	3.5	12	MHz	(Note 1)
F _{XTAL}	Frequency on XTAL1 16 MHz	3.5	16	MHz	(Note 1)
Tosc	1/F _{XTAL} 12 MHz	83.3	286	ns	
Tosc	1/F _{XTAL} 16 MHz	62.5	286	ns	
T _{LHLH}	ALE Cycle Time	4 T	osc	ns	(Note 3)
T _{LHLL}	ALE High Period	T _{OSC} - 10	T _{OSC} +10	ns	
T _{AVLL}	Address Setup to ALE Falling Edge	T _{OSC} - 20		ns	
T _{LLAX}	Address Hold after ALE Falling Edge	T _{OSC} - 40		ns	
T _{LLRL}	ALE Falling Edge to \overline{RD} Falling Edge	T _{OSC} - 35		ns	
T _{RLRH}	RD Low Period	T _{OSC} - 5	T _{OSC} + 25	ns	(Note 3)
T _{RHLH}	RD Rising Edge to ALE Rising Edge	T _{OSC}	T _{OSC} + 25	ns	(Note 2)
T _{RLAZ}	RD Low to Address Float		5	ns	
T_{LLWL}	ALE Falling Edge to \overline{WR} Falling Edge	T _{OSC} - 10		ns	
T _{QVWH}	Data Stable to WR Rising Edge	T _{OSC} - 23		ns	(Note 3)
T_{WLWH}	WR Low Period	T _{OSC} - 15	T _{OSC} + 5	ns	(Note 3)
T_{WHQX}	Data Hold after WR Rising Edge	T _{OSC} - 15		ns	
T _{WHLH}	WR Rising Edge to ALE Rising Edge	T _{OSC} - 15	T _{OSC} + 10	ns	(Note 2)
T _{WHBX}	INST Hold after WR Rising Edge	T _{OSC} - 15		ns	
T _{LLBX}	INST Hold after ALE Rising Edge	T _{OSC} - 10		ns	
T _{RHBX}	INST Hold after RD Rising Edge	T _{OSC} - 10		ns	
T _{WHAX}	AD8-15 Hold after WR Rising Edge	T _{OSC} - 30		ns	
T_{RHAX}	AD8-15 Hold after RD Rising Edge	T _{OSC} - 25		ns	

- 1. Testing performed at 3.5 MHz. However, the part is static by design and will typically operate below 1 Hz. 2. Assuming back-to-back bus cycles. 3. When using wait states, add 2 T_{OSC} × n, where n = number of wait states.




System Bus Timings






READY Timings (One Wait State)



EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/T _{XLXL}	Oscillator Frequency 12 MHz	3.5	12.0	MHz
1/T _{XLXL}	Oscillator Frequency 16 MHz	3.5	16.0	MHz
T _{XLXL}	Oscillator Period 12 MHz	83.3	286	ns
T _{XLXL}	Oscillator Period 16 MHz	62.5	286	ns
T _{XHXX}	High Time	21.25		ns
T _{XLXX}	Low Time	21.25		ns
T _{XLXH}	Rise Time		10	ns
T _{XHXL}	Fall Time		10	ns


EXTERNAL CLOCK DRIVE WAVEFORMS



An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.




EXTERNAL CRYSTAL CONNECTIONS



NOTE:

Keep oscillator components close to chip and use short direct traces to XTAL1, XTAL2 and V_{SS} . When using crystals, C1 = 20 pF, C2 = 20 pF. When using ceramic resonators consult manufacturer for recommended capacitor values.


EXTERNAL CLOCK CONNECTIONS



NOTE:


*Required if open collector TTL driver used. Not needed if CMOS driver is used.

AC TESTING INPUT, OUTPUT WAVEFORMS



AC Testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0" Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

FLOAT WAVEFORMS



For Timing Purposes a Port Pin is no Longer Floating when a 200 mV change from Load Voltage Occurs and Begins to Float when a 200 mV change from the Loaded V_{OH}/V_{OL} Level occurs $I_{OL}/I_{OH}=\pm 15$ mA.

EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:

H - High

L - Low

V - Valid

X - No Longer Valid

Z - Floating

Signals:

A - Address

D - DATA IN

L - ALE/ADV

Q - DATA OUT

R - RD

W - WR

X - XTAL1

Y - READY



10-BIT AID CHARACTERISTICS

At a clock speed of 6 MHz or less, the clock prescaler should be disabled. This is accomplished by setting IOC2.4 = 1.

At higher frequencies (greater than 6 MHz) the clock prescaler should be turned on (IOC2.4 $\,=\,$ 0) to allow the comparator to settle.

The table below shows two different clock speeds and their corresponding A/D conversion and sample times

State times are calculated as follows:

state time =
$$\frac{2}{f_{XTAL1}}$$

The converter is ratiometric, so the absolute accuracy is directly dependent on the accuracy and stability of V_{REF} . V_{REF} must be close to V_{CC} since it supplies both the resistor ladder and the digital section of the converter.

See the MCS-96 A/D Converter Quick Reference for definition of A/D terms.

Example Sample and Conversion Times

AID Clock Prescaler	Clock Speed (MHz)	Sample Time (States)	Sample Time at Clock Speed (μs)	Conversion Time (States)	Conversion Time at Clock Speed (μs)
$IOC2.4 = 0 \rightarrow ON$	16	15	1.875	156.5	19.6
IOC2.4 = 1 → OFF	6	8	2.667	89.5	29.8

A/D CONVERTER SPECIFICATIONS

Parameter	Typical(1)	Minimum	Maximum	Units*	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	±3	LSBs	
Full Scale Error	0.25 ±0.50			LSBs	
Zero Offset Error	-0.25 ± 0.50			LSBs	
Non-Linearity Error	1.5 ± 2.5	0	±3	LSBs	
Differential Non-Linearity Error		>-1	+2	LSBs	
Channel-to-Channel Matching	±0.1	0	±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/°C LSB/°C LSB/°C	
Off Isolation		-60		dB	2, 3
Feedthrough	-60			dB	2
V _{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	Ω	4
DC Input Leakage		0	3.0	μΑ	
Sample Time: Prescaler On Prescaler Off	15 8			States States	
Sampling Capacitor	3			pF	

NOTES:

- *An "LSB", as used here, has a value of approximately 5 mV.
- 1. Typical values are expected for most devices at 25°C but are not tested or guaranteed.
- 2. DC to 100 KHz.
- 3. Multiplexer Break-Before-Make Guaranteed.
- $\bf 4.$ Resistance from device pin, through internal MUX, to sample capacitor.



EPROM SPECIFICATIONS

EPROM PROGRAMMING OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
T _A	Ambient Temperature during Programming	20	30	°C
V _{CC} , V _{PD} , V _{REF} (1)	Supply Voltages during Programming	4.5	5.5	V
V _{EA}	Programming Mode Supply Voltage	12.50	13.0	V(2)
V _{PP}	EPROM Programming Supply Voltage	12.50	13.0	V(2)
V _{SS} , ANGND ⁽³⁾	Digital and Analog Ground	0	0	V
Fosc	Oscillator Frequency 16 MHz	6.0	16.0	MHz

NOTES:

1. V_{CC}, V_{PD} and V_{REF} should nominally be at the same voltage during programming.
2. V_{EA} and V_{PP} must never exceed the maximum voltage for any amount of time or the device may be damaged.
3. V_{SS} and ANGND should nominally be at the same voltage (0V) during programming.

AC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Description	Min	Max	Units
T _{SHLL}	Reset High to First PALE Low	1100		T _{OSC}
T _{LLLH}	PALE Pulse Width	40		T _{OSC}
T _{AVLL}	Address Setup Time	0		T _{OSC}
T _{LLAX}	Address Hold Time	50		T _{OSC}
T _{LLVL}	PALE Low to PVER Low		60	T _{OSC}
T _{PLDV}	PROG Low to Word Dump Valid		50	T _{OSC}
T _{PHDX}	Word Dump Data Hold		50	T _{OSC}
T _{DVPL}	Data Setup Time	0		T _{OSC}
T _{PLDX}	Data Hold Time	50		T _{OSC}
T _{PLPH}	PROG Pulse Width	40		T _{OSC}
T _{PHLL}	PROG High to Next PALE Low	120		T _{OSC}
T _{LHPL}	PALE High to PROG Low	220		T _{OSC}
T _{PHPL}	PROG High to Next PROG Low	120		T _{OSC}
T _{PHIL}	PROG High to AINC Low	0		T _{OSC}
T _{ILIH}	AINC Pulse Width	40		T _{OSC}
T _{ILVH}	PVER Hold after AINC Low	50		T _{OSC}
T _{ILPL}	AINC Low to PROG Low	170		T _{OSC}
T _{PHVL}	PROG High to PVER Low		90	T _{OSC}


DC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Description	Min	Max	Units
Ipp	V _{PP} Supply Current (When Programming)		100	mA




EPROM PROGRAMMING WAVEFORMS

SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE




SLAVE PROGRAMMING MODE IN WORD DUMP OR DATA VERIFY MODE WITH AUTO INCREMENT



17



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT






AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE

Symbol	Parameter	Min	Max	Units
T _{XLXL}	Serial Port Clock Period (BRR ≥ 8002H)	6 T _{OSC}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR ≥ 8002H)	4 T _{OSC} - 50	4 T _{OSC} + 50	ns
T _{XLXL}	Serial Port Clock Period (BRR = 8001H)	4 T _{OSC}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 T _{OSC} - 50	2 T _{OSC} + 50	ns
T _{QVXH}	Output Data Setup to Clock Rising Edge	2 T _{OSC} - 50		ns
T _{XHQX}	Output Data Hold after Clock Rising Edge	2 T _{OSC} - 50		ns
T _{XHQV}	Next Output Data Valid after Clock Rising Edge		2 T _{OSC} + 50	ns
T _{DVXH}	Input Data Setup to Clock Rising Edge	T _{OSC} + 50		ns
T _{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T _{XHQZ}	Last Clock Rising to Output Float		2 T _{OSC}	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE





FUNCTIONAL DEVIATIONS

Devices marked with an "E", "F", or "G" have the following errata.

1. HIGH SPEED INPUTS

The High Speed Input (HSI) has three deviations from the specifications.

NOTE:

"Events" are defined as one or more pin transitions. "Entries" are defined as the recording of one or more events.

- A. The resolution is nine states instead of eight states. Events occurring on the same pin more frequently than once every nine states may be lost.
- B. A mismatch between the nine state HSI resolution and the eight state hardware timer causes one time-tag value to be skipped every nine timer counts. Events may receive a time-tag one count later than expected.
- C. If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register, leaving the FIFO empty again. The next event that occurs will be the first event loaded into the empty FIFO. If the first two events into an empty FIFO (not counting the Holding Register) occur coincident with each other, both are recorded as one entry with one time-tag. If the second event occurs within 9 states after the first, the events will be entered separately with time-tags at least one count apart. If the second event enters the FIFO coincident with the "skipped" time-tag situation (see B above) the time-tags will be at least two counts apart.

2. CMPL with R0

Using CMPL with register 0 can set incorrect flags. Don't use register 0 with the compare long instruction. Use another long word register and set it equal to zero. See Techbit MC0692.

REVISION HISTORY

This data sheet (272034-003) is valid for devices marked with an "E", "F", or "G" at the end of the top side tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following differences exist between this data sheet and the previous version (-002).

- This data sheet added the ROMless and ROM devices 80C198 and 83C198 respectively.
- The description of the A/D converter prescalar bit was improved.