

8/16 kB ISP Flash MCU Family

Analog Peripherals

10-Bit ADC (C8051F310/1/2/3/6 only)

- Up to 200 ksps
- Up to 21, 17, or 13 external single-ended or differential inputs
- VREF from external pin or V
- Built-in temperature sensor External conversion start input
- Comparators
 - Programmable hysteresis and response time Configurable as interrupt or reset source (Comparator0)
 - Low current (< 0.5 µA)

On-Chip Debug

- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
- Provides breakpoints, single stepping, inspect/modify memory and registers
- Superior performance to emulation systems using ICE-Chips, target pods, and sockets
- Complete development kit

Supply Voltage 2.7 to 3.6 V

- Typical operating current:
- Typical stop mode current:
- Temperature range: -40 to +85 °C

High Speed 8051 µC Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to 25 MIPS throughput with 25 MHz clock
- Expanded interrupt handler

Memorv

- 1280 bytes internal data RAM (1024 + 256)
- 16 kB (C8051F310/1/6/7) or 8 kB (C8051F312/3/4/5) Flash; In-system programmable in 512-byte sectors

Digital Peripherals


- 29/25/21 Port I/O;
- All 5 V tolerant with high sink current
- Hardware enhanced UART, SMBus™, and SPI™ serial ports
- Four general purpose 16-bit counter/timers
- 16-bit programmable counter array (PCA) with five capture/compare modules
- Real time clock capability using PCA or timer and external clock source

Clock Sources

- Internal oscillator: 24.5 MHz with ±2% accuracy supports crystal-less UART operation
- External oscillator: Crystal, RC, C, or clock (1 or 2 pin modes)
- Can switch between clock sources on-the-fly; useful in power saving modes

Packages

- 32-pin LQFP (C8051F310/2/4)
- 28-pin QFN (C8051F311/3/5)
- 24-pin QFN (C8051F316/7)



Rev. 1.7 8/06 Copyright © 2006 by Silicon Laboratories C8051F31x This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

5 mA at 25 MHz; 11 µA at 32 kHz 0.1 µA

NOTES:



Table Of Contents

1.	System Overview	17
	1.1. CIP-51 [™] Microcontroller Core	
	1.1.1. Fully 8051 Compatible	
	1.1.2. Improved Throughput	
	1.1.3. Additional Features	
	1.2. On-Chip Memory	29
	1.3. On-Chip Debug Circuitry	30
	1.4. Programmable Digital I/O and Crossbar	
	1.5. Serial Ports	
	1.6. Programmable Counter Array	32
	1.7. 10-Bit Analog to Digital Converter	33
	1.8. Comparators	
2.	Absolute Maximum Ratings	35
3.		
4.	Pinout and Package Definitions	
5.	10-Bit ADC (ADC0, C8051F310/1/2/3/6 only)	51
	5.1. Analog Multiplexer	
	5.2. Temperature Sensor	52
	5.3. Modes of Operation	54
	5.3.1. Starting a Conversion	54
	5.3.2. Tracking Modes	
	5.3.3. Settling Time Requirements	56
	5.4. Programmable Window Detector	
	5.4.1. Window Detector In Single-Ended Mode	
	5.4.2. Window Detector In Differential Mode	
6.	Voltage Reference (C8051F310/1/2/3/6 only)	
7.		
8.	CIP-51 Microcontroller	
	8.1. Instruction Set	
	8.1.1. Instruction and CPU Timing	
	8.1.2. MOVX Instruction and Program Memory	
	8.2. Memory Organization	
	8.2.1. Program Memory	
	8.2.2. Data Memory	
	8.2.3. General Purpose Registers	
	8.2.4. Bit Addressable Locations	
	8.2.5. Stack	
	8.2.6. Special Function Registers	
	8.2.7. Register Descriptions	
	8.3. Interrupt Handler	
	8.3.1. MCU Interrupt Sources and Vectors	
	8.3.2. External Interrupts	
	8.3.3. Interrupt Priorities	95



8.3.4. Interrupt Latency	95
8.3.5. Interrupt Register Descriptions	
8.4. Power Management Modes	
8.4.1. Idle Mode	
8.4.2. Stop Mode	
9. Reset Sources	
9.1. Power-On Reset	106
9.2. Power-Fail Reset / V _{DD} Monitor	106
9.3. External Reset	107
9.4. Missing Clock Detector Reset	108
9.5. Comparator0 Reset	
9.6. PCA Watchdog Timer Reset	
9.7. Flash Error Reset	
9.8. Software Reset	
10. Flash Memory	
10.1.Programming The Flash Memory	
10.1.1.Flash Lock and Key Functions	
10.1.2.Flash Erase Procedure	
10.1.3.Flash Write Procedure	
10.2.Non-volatile Data Storage	
10.3.Security Options	
10.4.Flash Write and Erase Guidelines	
10.4.1.V _{DD} Maintenance and the V _{DD} Monitor	
10.4.2.PSWE Maintenance	
10.4.3.System Clock	
11. External RAM	
12. Oscillators	
12.1.Programmable Internal Oscillator	
12.2.External Oscillator Drive Circuit	
12.3.System Clock Selection 12.4.External Crystal Example	
· · ·	
12.5.External RC Example 12.6.External Capacitor Example	
13. Port Input/Output	
13.1.Priority Crossbar Decoder	121
13.2.Port I/O Initialization	
13.3.General Purpose Port I/O	
14. SMBus	
14.1.Supporting Documents	
14.2.SMBus Configuration	
14.3.SMBus Operation	
14.3.1.Arbitration	
14.3.2.Clock Low Extension	
14.3.3.SCL Low Timeout	
14.3.4.SCL High (SMBus Free) Timeout	



14.4.Using the SMBus	149
14.4.1.SMBus Configuration Register	
14.4.2.SMB0CN Control Register	
14.4.3.Data Register	
14.5.SMBus Transfer Modes	
14.5.1.Master Transmitter Mode	
14.5.2.Master Receiver Mode	
14.5.3.Slave Receiver Mode	
14.5.4.Slave Transmitter Mode	
14.6.SMBus Status Decoding	
15. UARTO	
15.1.Enhanced Baud Rate Generation	
15.2.Operational Modes	165
15.2.1.8-Bit UART	
15.2.2.9-Bit UART	
15.3.Multiprocessor Communications	
16. Enhanced Serial Peripheral Interface (SPI0)	
16.1.Signal Descriptions	
16.1.1.Master Out, Slave In (MOSI)	
16.1.2.Master In, Slave Out (MISO)	
16.1.3.Serial Clock (SCK)	
16.1.4.Slave Select (NSS)	
16.2.SPI0 Master Mode Operation	175
16.3.SPI0 Slave Mode Operation	177
16.4.SPI0 Interrupt Sources	177
16.5.Serial Clock Timing	178
16.6.SPI Special Function Registers	180
17. Timers	
17.1.Timer 0 and Timer 1	187
17.1.1.Mode 0: 13-bit Counter/Timer	187
17.1.2.Mode 1: 16-bit Counter/Timer	
17.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload	189
17.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	
17.2.Timer 2	
17.2.1.16-bit Timer with Auto-Reload	
17.2.2.8-bit Timers with Auto-Reload	
17.3.Timer 3	
17.3.1.16-bit Timer with Auto-Reload	
17.3.2.8-bit Timers with Auto-Reload	
18. Programmable Counter Array	
18.1.PCA Counter/Timer	
18.2.Capture/Compare Modules	
18.2.1.Edge-triggered Capture Mode	206
18.2.2.Software Timer (Compare) Mode	
	201



18.2.3.High-Speed Output Mode	208
18.2.4. Frequency Output Mode	209
18.2.5.8-Bit Pulse Width Modulator Mode	
18.2.6.16-Bit Pulse Width Modulator Mode	211
18.3.Watchdog Timer Mode	212
18.3.1.Watchdog Timer Operation	
18.3.2.Watchdog Timer Usage	
18.4.Register Descriptions for PCA	
19. Revision Specific Behavior	
19.1.Revision Identification	
19.2.Reset Behavior	221
19.2.1.Weak Pullups on GPI <u>O P</u> ins	
19.2.2.V _{DD} Monitor and the RST Pin	
19.3.PCA Counter	
20. C2 Interface	
20.1.C2 Interface Registers	
20.2.C2 Pin Sharing	225
Document Change List	
Contact Information	228



List of Figures

1.	System Overview	
	Figure 1.1. C8051F310 Block Diagram	19
	Figure 1.2. C8051F311 Block Diagram	
	Figure 1.3. C8051F312 Block Diagram	21
	Figure 1.4. C8051F313 Block Diagram	22
	Figure 1.5. C8051F314 Block Diagram	23
	Figure 1.6. C8051F315 Block Diagram	24
	Figure 1.7. C8051F316 Block Diagram	25
	Figure 1.8. C8051F317 Block Diagram	26
	Figure 1.9. Comparison of Peak MCU Execution Speeds	27
	Figure 1.10. On-Chip Clock and Reset	28
	Figure 1.11. On-Board Memory Map	29
	Figure 1.12. Development/In-System Debug Diagram	30
	Figure 1.13. Digital Crossbar Diagram	
	Figure 1.14. PCA Block Diagram	32
	Figure 1.15. 10-Bit ADC Block Diagram	33
	Figure 1.16. Comparator0 Block Diagram	34
2.	Absolute Maximum Ratings	
3.	Global DC Electrical Characteristics	
4.		
	Figure 4.1. LQFP-32 Pinout Diagram (Top View)	41
	Figure 4.2. LQFP-32 Package Diagram	
	Figure 4.3. QFN-28 Pinout Diagram (Top View)	43
	Figure 4.4. QFN-28 Package Drawing	
	Figure 4.5. Typical QFN-28 Landing Diagram	45
	Figure 4.6. QFN-28 Solder Paste Recommendation	46
	Figure 4.7. QFN-24 Pinout Diagram (Top View)	47
	Figure 4.8. QFN-24 Package Drawing	
	Figure 4.9. Typical QFN-24 Landing Diagram	
	Figure 4.10. QFN-24 Solder Paste Recommendation	50
5.		
	Figure 5.1. ADC0 Functional Block Diagram	
	Figure 5.2. Typical Temperature Sensor Transfer Function	
	Figure 5.3. Temperature Sensor Error with 1-Point Calibration	
	Figure 5.4. 10-Bit ADC Track and Conversion Example Timing	
	Figure 5.5. ADC0 Equivalent Input Circuits	56
	Figure 5.6. ADC Window Compare Example: Right-Justified Single-Ended Data	
	Figure 5.7. ADC Window Compare Example: Left-Justified Single-Ended Data	
	Figure 5.8. ADC Window Compare Example: Right-Justified Differential Data	
	Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data	64
6.	Voltage Reference (C8051F310/1/2/3/6 only)	
	Figure 6.1. Voltage Reference Functional Block Diagram	67



7.	Comparators	
	Figure 7.1. Comparator0 Functional Block Diagram	. 69
	Figure 7.2. Comparator1 Functional Block Diagram	
	Figure 7.3. Comparator Hysteresis Plot	. 71
8.	CIP-51 Microcontroller	
	Figure 8.1. CIP-51 Block Diagram	
	Figure 8.2. Memory Map	. 85
9.	Reset Sources	
	Figure 9.1. Reset Sources	
	Figure 9.2. Power-On and V_{DD} Monitor Reset Timing	106
10	Flash Memory	
	Figure 10.1. Flash Program Memory Map	113
	External RAM	
12	.Oscillators	
	Figure 12.1. Oscillator Diagram	
	Figure 12.2. 32.768 kHz External Crystal Example	126
13	.Port Input/Output	400
	Figure 13.1. Port I/O Functional Block Diagram	
	Figure 13.2. Port I/O Cell Block Diagram	
	Figure 13.3. Crossbar Priority Decoder with No Pins Skipped	
	Figure 13.4. Crossbar Priority Decoder with Crystal Pins Skipped	132
14	SMBus	115
	Figure 14.1. SMBus Block Diagram	140
	Figure 14.2. Typical SMBus Configuration Figure 14.3. SMBus Transaction	
	Figure 14.3. Simbus Transaction Figure 14.4. Typical SMBus SCL Generation	
	Figure 14.4. Typical SinBus SCE Generation Figure 14.5. Typical Master Transmitter Sequence	
	Figure 14.6. Typical Master Receiver Sequence	
	Figure 14.7. Typical Slave Receiver Sequence	
	Figure 14.8. Typical Slave Transmitter Sequence	
15	.UARTO	100
10	Figure 15.1. UART0 Block Diagram	163
	Figure 15.2. UARTO Baud Rate Logic	
	Figure 15.3. UART Interconnect Diagram	
	Figure 15.4. 8-Bit UART Timing Diagram	
	Figure 15.5. 9-Bit UART Timing Diagram	
	Figure 15.6. UART Multi-Processor Mode Interconnect Diagram	
16	Enhanced Serial Peripheral Interface (SPI0)	-
-	Figure 16.1. SPI Block Diagram	173
	Figure 16.2. Multiple-Master Mode Connection Diagram	
	Figure 16.3. 3-Wire Single Master and Slave Mode Connection Diagram	
	Figure 16.4. 4-Wire Single Master and Slave Mode Connection Diagram	
	Figure 16.5. Master Mode Data/Clock Timing	
	Figure 16.6. Slave Mode Data/Clock Timing (CKPHA = 0)	
	Figure 16.7. Slave Mode Data/Clock Timing (CKPHA = 1)	



Figure 16.8. SPI Master Timing (CKPHA = 0)	3 4
17. Timers	
Figure 17.1. T0 Mode 0 Block Diagram 188	8
Figure 17.2. T0 Mode 2 Block Diagram 189	
Figure 17.3. T0 Mode 3 Block Diagram 190	
Figure 17.4. Timer 2 16-Bit Mode Block Diagram 19	
Figure 17.5. Timer 2 8-Bit Mode Block Diagram 190	
Figure 17.6. Timer 3 16-Bit Mode Block Diagram 199	
Figure 17.7. Timer 3 8-Bit Mode Block Diagram 200	
18. Programmable Counter Array	
Figure 18.1. PCA Block Diagram 203	3
Figure 18.2. PCA Counter/Timer Block Diagram 204	
Figure 18.3. PCA Interrupt Block Diagram	
Figure 18.4. PCA Capture Mode Diagram 200	
Figure 18.5. PCA Software Timer Mode Diagram 20	
Figure 18.6. PCA High Speed Output Mode Diagram 208	
Figure 18.7. PCA Frequency Output Mode 209	
Figure 18.8. PCA 8-Bit PWM Mode Diagram 210	
Figure 18.9. PCA 16-Bit PWM Mode 21	
Figure 18.10. PCA Module 4 with Watchdog Timer Enabled 212	
19. Revision Specific Behavior	
Figure 19.1. Reading Package Marking 22	1
20. C2 Interface	
Figure 20.1. Typical C2 Pin Sharing 22	5



NOTES:



List of Tables

1.	System Overview	
	Table 1.1. Product Selection Guide 1	8
2.	Absolute Maximum Ratings	
	Table 2.1. Absolute Maximum Ratings	35
3.	Global DC Electrical Characteristics	
	Table 3.1. Global DC Electrical Characteristics	36
	Table 3.2. Electrical Characteristics Quick Reference	38
4.	Pinout and Package Definitions	
	Table 4.1. Pin Definitions for the C8051F31x 3	39
	Table 4.2. LQFP-32 Package Dimensions 4	2
	Table 4.3. QFN-28 Package Dimensions 4	4
	Table 4.4. QFN-24 Package Dimensions 4	8
5.	10-Bit ADC (ADC0, C8051F310/1/2/3/6 only)	
	Table 5.1. ADC0 Electrical Characteristics 6	55
6.	Voltage Reference (C8051F310/1/2/3/6 only)	
	Table 6.1. External Voltage Reference Circuit Electrical Characteristics 6	6
7.	Comparators	
	Table 7.1. Comparator Electrical Characteristics 7	'8
8.	CIP-51 Microcontroller	
	Table 8.1. CIP-51 Instruction Set Summary 8	
	Table 8.2. Special Function Register (SFR) Memory Map 8	
	Table 8.3. Special Function Registers 8	
	Table 8.4. Interrupt Summary 9	96
9.	Reset Sources	
	Table 9.1. Reset Electrical Characteristics 11	0
10	Flash Memory	
	Table 10.1. Flash Electrical Characteristics 11	2
	Table 10.2. Flash Security Summary 11	4
	External RAM	
12	Oscillators	
	Table 12.1. Internal Oscillator Electrical Characteristics 12	23
13	.Port Input/Output	
	Table 13.1. Port I/O DC Electrical Characteristics 14	-3
14	SMBus	
	Table 14.1. SMBus Clock Source Selection 15	
	Table 14.2. Minimum SDA Setup and Hold Times 15	
	Table 14.3. Sources for Hardware Changes to SMB0CN 15	
	Table 14.4. SMBus Status Decoding 16	51



15. UART0			
Table 15.1. Timer Settings for Standard Baud Rates			
Using the Internal Oscillator 170			
Table 15.2. Timer Settings for Standard Baud Rates			
Using an External 25 MHz Oscillator 170			
Table 15.3. Timer Settings for Standard Baud Rates			
Using an External 22.1184 MHz Oscillator			
Table 15.4. Timer Settings for Standard Baud Rates			
Using an External 18.432 MHz Oscillator 171			
Table 15.5. Timer Settings for Standard Baud Rates			
Using an External 11.0592 MHz Oscillator			
Table 15.6. Timer Settings for Standard Baud Rates			
Using an External 3.6864 MHz Oscillator 172			
16. Enhanced Serial Peripheral Interface (SPI0)			
Table 16.1. SPI Slave Timing Parameters 185			
17. Timers			
18. Programmable Counter Array			
Table 18.1. PCA Timebase Input Options 204			
Table 18.2. PCA0CPM Register Settings for PCA Capture/Compare Modules 205			
Table 18.3. Watchdog Timer Timeout Intervals 214			
19. Revision Specific Behavior			
20.C2 Interface			



List of Registers

SER	Definition 5.1. AMX0P: AMUX0 Positive Channel Select	57
	Definition 5.2. AMX0N: AMUX0 Negative Channel Select	
	Definition 5.3. ADC0CF: ADC0 Configuration	
	Definition 5.4. ADC0H: ADC0 Data Word MSB	
	Definition 5.5. ADC0L: ADC0 Data Word LSB	
	Definition 5.6. ADC0CN: ADC0 Control	
	Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte	
	Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte	
	Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte	
	Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte	
	Definition 6.1. REF0CN: Reference Control	
	Definition 7.1. CPT0CN: Comparator0 Control	
	Definition 7.2. CPT0MX: Comparator0 MUX Selection	
	Definition 7.3. CPT0MD: Comparator0 Mode Selection	
	Definition 7.4. CPT1CN: Comparator1 Control	
	Definition 7.5. CPT1MX: Comparator1 MUX Selection	
	Definition 7.6. CPT1MD: Comparator1 Mode Selection	
	Definition 8.1. DPL: Data Pointer Low Byte	
	Definition 8.2. DPH: Data Pointer High Byte	
	Definition 8.3. SP: Stack Pointer	
SFR	Definition 8.4. PSW: Program Status Word	92
	Definition 8.5. ACC: Accumulator	
SFR	Definition 8.6. B: B Register	93
	Definition 8.7. IE: Interrupt Enable	
SFR	Definition 8.8. IP: Interrupt Priority	98
SFR	Definition 8.9. EIE1: Extended Interrupt Enable 1	99
	Definition 8.10. EIP1: Extended Interrupt Priority 1	
SFR	Definition 8.11. IT01CF: INT0/INT1 Configuration	01
SFR	Definition 8.12. PCON: Power Control	03
SFR	Definition 9.1. VDM0CN: V _{DD} Monitor Control	07
	Definition 9.2. RSTSRC: Reset Source 1	
SFR	Definition 10.1. PSCTL: Program Store R/W Control	16
SFR	Definition 10.2. FLKEY: Flash Lock and Key 1	17
	Definition 10.3. FLSCL: Flash Scale	
	Definition 11.1. EMI0CN: External Memory Interface Control	
SFR	Definition 12.1. OSCICL: Internal Oscillator Calibration	22
	Definition 12.2. OSCICN: Internal Oscillator Control	
	Definition 12.3. CLKSEL: Clock Select	
	Definition 12.4. OSCXCN: External Oscillator Control	
	Definition 13.1. XBR0: Port I/O Crossbar Register 0	
	Definition 13.2. XBR1: Port I/O Crossbar Register 1	
SFR	Definition 13.3. P0: Port0	36
SFR	Definition 13.4. P0MDIN: Port0 Input Mode	36



SFR Definition 13.5. P0MDOUT: Port0 Output Mode	137
SFR Definition 13.6. P0SKIP: Port0 Skip	
SFR Definition 13.7. P1: Port1	
SFR Definition 13.8. P1MDIN: Port1 Input Mode	138
SFR Definition 13.9. P1MDOUT: Port1 Output Mode	
SFR Definition 13.10. P1SKIP: Port1 Skip	
SFR Definition 13.11. P2: Port2	
SFR Definition 13.12. P2MDIN: Port2 Input Mode	140
SFR Definition 13.13. P2MDOUT: Port2 Output Mode	141
SFR Definition 13.14. P2SKIP: Port2 Skip	
SFR Definition 13.15. P3: Port3	142
SFR Definition 13.16. P3MDIN: Port3 Input Mode	142
SFR Definition 13.17. P3MDOUT: Port3 Output Mode	143
SFR Definition 14.1. SMB0CF: SMBus Clock/Configuration	152
SFR Definition 14.2. SMB0CN: SMBus Control	154
SFR Definition 14.3. SMB0DAT: SMBus Data	
SFR Definition 15.1. SCON0: Serial Port 0 Control	
SFR Definition 15.2. SBUF0: Serial (UART0) Port Data Buffer	
SFR Definition 16.1. SPI0CFG: SPI0 Configuration	
SFR Definition 16.2. SPI0CN: SPI0 Control	
SFR Definition 16.3. SPI0CKR: SPI0 Clock Rate	
SFR Definition 16.4. SPI0DAT: SPI0 Data	
SFR Definition 17.1. TCON: Timer Control	
SFR Definition 17.2. TMOD: Timer Mode	
SFR Definition 17.3. CKCON: Clock Control	
SFR Definition 17.4. TL0: Timer 0 Low Byte	
SFR Definition 17.5. TL1: Timer 1 Low Byte	
SFR Definition 17.6. TH0: Timer 0 High Byte	194
SFR Definition 17.7. TH1: Timer 1 High Byte	
SFR Definition 17.8. TMR2CN: Timer 2 Control	
SFR Definition 17.9. TMR2RLL: Timer 2 Reload Register Low Byte	
SFR Definition 17.10. TMR2RLH: Timer 2 Reload Register High Byte	
SFR Definition 17.11. TMR2L: Timer 2 Low Byte	
SFR Definition 17.12. TMR2H Timer 2 High Byte	
SFR Definition 17.13. TMR3CN: Timer 3 Control	
SFR Definition 17.14. TMR3RLL: Timer 3 Reload Register Low Byte	
SFR Definition 17.15. TMR3RLH: Timer 3 Reload Register High Byte	
SFR Definition 17.16. TMR3L: Timer 3 Low Byte	
SFR Definition 17.17. TMR3H Timer 3 High Byte	
SFR Definition 18.1. PCA0CN: PCA Control	
SFR Definition 18.2. PCA0MD: PCA Mode	
SFR Definition 18.3. PCA0CPMn: PCA Capture/Compare Mode Registers .	
SFR Definition 18.4. PCA0L: PCA Counter/Timer Low Byte	
SFR Definition 18.5. PCA0H: PCA Counter/Timer High Byte	
SFR Definition 18.6. PCA0CPLn: PCA Capture Module Low Byte	218



SFR Definition 18.7. PCA0CPHn: PCA Capture Module High Byte	. 219
C2 Register Definition 20.1. C2ADD: C2 Address	. 223
C2 Register Definition 20.2. DEVICEID: C2 Device ID	. 223
C2 Register Definition 20.3. REVID: C2 Revision ID	. 224
C2 Register Definition 20.4. FPCTL: C2 Flash Programming Control	. 224
C2 Register Definition 20.5. FPDAT: C2 Flash Programming Data	. 224



NOTES:



1. System Overview

C8051F31x devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 10-bit 200 ksps 25-channel single-ended/differential ADC with analog multiplexer (C8051F310/1/2/3/6)
- Precision programmable 25 MHz internal oscillator
- 16 kB (C8051F310/1/6/7) or 8 kB (C8051F312/3/4/5) of on-chip Flash memory
- 1280 bytes of on-chip RAM
- SMBus/I2C, Enhanced UART, and Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with five capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, V_{DD} Monitor, and Temperature Sensor
- On-chip Voltage Comparators (2)
- 29/25/21 Port I/O (5 V tolerant)

With on-chip Power-On Reset, V_{DD} monitor, Watchdog Timer, and clock oscillator, the C8051F31x devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system programming and debugging without occupying package pins.

Each device is specified for 2.7-to-3.6 V operation over the industrial temperature range (–45 to +85 °C). The Port I/O and RST pins are tolerant of input signals up to 5 V. The C8051F31x are available in 32-pin LQFP, 28-pin QFN, and 24-pin QFN packages. See Table 1.1 for ordering part numbers. Note: QFN packages are also referred to as MLP or MLF packages.



Ordering Part Number	MIPS (Peak)	Flash Memory	RAM	Calibrated Internal 24.5 MHz Oscillator	SMBus/I2C	Enhanced SPI	UART	Timers (16-bit)	Programmable Counter Array	Digital Port I/Os	10-bit 200 ksps ADC	Temperature Sensor	Analog Comparators	Lead-free (RoHS Compliant)	Package
C8051F310	25	16	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	29	\checkmark	\checkmark	2	-	LQFP-32
C8051F310-GQ	25	16	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	29	\checkmark	\checkmark	2	\checkmark	LQFP-32
C8051F311	25	16	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	25	\checkmark	~	2	-	QFN-28
C8051F311-GM	25	16	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	25	\checkmark	~	2	\checkmark	QFN-28
C8051F312	25	8	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	29	\checkmark	\checkmark	2	-	LQFP-32
C8051F312-GQ	25	8	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	29	\checkmark	\checkmark	2	\checkmark	LQFP-32
C8051F313	25	8	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	25	\checkmark	\checkmark	2	-	QFN-28
C8051F313-GM	25	8	1280	\checkmark	\checkmark	~	\checkmark	\checkmark	\checkmark	25	\checkmark	\checkmark	2	\checkmark	QFN-28
C8051F314	25	8	1280	\checkmark	\checkmark	~	\checkmark	\checkmark	\checkmark	29	-	-	2	-	LQFP-32
C8051F314-GQ	25	8	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	29	-	-	2	\checkmark	LQFP-32
C8051F315	25	8	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	25	-	-	2	-	QFN-28
C8051F315-GM	25	8	1280	~	\checkmark	~	~	\checkmark	\checkmark	25	-	-	2	\checkmark	QFN-28
C8051F316-GM	25	16	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	21	\checkmark	\checkmark	2	\checkmark	QFN-24
C8051F317-GM	25	16	1280	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	21	-	-	2	\checkmark	QFN-24

 Table 1.1. Product Selection Guide






Figure 1.1. C8051F310 Block Diagram






Figure 1.2. C8051F311 Block Diagram






Figure 1.3. C8051F312 Block Diagram






Figure 1.4. C8051F313 Block Diagram






Figure 1.5. C8051F314 Block Diagram






Figure 1.6. C8051F315 Block Diagram






Figure 1.7. C8051F316 Block Diagram






Figure 1.8. C8051F317 Block Diagram



1.1. CIP-51[™] Microcontroller Core

1.1.1. Fully 8051 Compatible

The C8051F31x family utilizes Silicon Laboratories' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052, including four 16-bit counter/timers, a full-duplex UART with extended baud rate configuration, an enhanced SPI port, 1280 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and 29/25/21 I/O pins.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. Figure 1.9 shows a comparison of peak throughputs for various 8-bit microcontroller cores with their maximum system clocks.




Figure 1.9. Comparison of Peak MCU Execution Speeds



1.1.3. Additional Features

The C8051F31x SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides 14 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip V_{DD} monitor (forces reset when power supply voltage drops below V_{RST} as given in Table 9.1 on page 110), a Watchdog Timer, a Missing Clock Detector, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an errant Flash read/write protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The internal oscillator is factory calibrated to 24.5 MHz ±2%. An external oscillator drive circuit is also included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched on-the-fly between the internal and external oscillator circuits. An external oscillator can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast internal oscillator as needed.




Figure 1.10. On-Chip Clock and Reset



1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of 8 or 16 kB of Flash. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. See Figure 1.11 for the MCU system memory map.




Figure 1.11. On-Board Memory Map



1.3. On-Chip Debug Circuitry

The C8051F31x devices include on-chip Silicon Labs 2-Wire (C2) debug circuitry that provides non-intrusive, full speed, in-circuit debugging of the production part *installed in the end application*.

Silicon Labs' debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F310DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F31x MCUs. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, a debug adapter, a target application board with the associated MCU installed, and the required cables and wall-mount power supply.

The Silicon Labs IDE interface is a vastly superior developing and debugging configuration, compared to standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to be socketed. Silicon Labs' debug paradigm increases ease of use and preserves the performance of the precision analog peripherals.




Figure 1.12. Development/In-System Debug Diagram



1.4. Programmable Digital I/O and Crossbar

C8051F310/2/4 devices include 29 I/O pins (three byte-wide Ports and one 5-bit-wide Port); C8051F311/3/5 devices include 25 I/O pins (three byte-wide Ports and one 1-bit-wide Port); C8051F316/7 devices include 21 I/O pins (one byte-wide Port, two 6-bit-wide Ports and one 1-bit-wide Port). The C8051F31x Ports behave like typical 8051 Ports with a few enhancements. Each Port pin may be configured as an analog input or a digital I/O pin. Pins selected as digital I/Os may additionally be configured for push-pull or open-drain output. The "weak pullups" that are fixed on typical 8051 devices may be globally disabled, providing power savings capabilities.

The Digital Crossbar allows mapping of internal digital system resources to Port I/O pins (See Figure 1.13). On-chip counter/timers, serial buses, HW interrupts, comparator output, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.




Figure 1.13. Digital Crossbar Diagram



1.5. Serial Ports

The C8051F31x Family includes an SMBus/I2C interface, a full-duplex UART with enhanced baud rate configuration, and an Enhanced SPI interface. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.

1.6. Programmable Counter Array

An on-chip Programmable Counter/Timer Array (PCA) is included in addition to the four 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with five programmable capture/compare modules. The PCA clock is derived from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflows, an External Clock Input (ECI), the system clock, or the external oscillator clock source divided by 8. The external clock source selection is useful for real-time clock functionality, where the PCA is clocked by an external source while the internal oscillator drives the system clock.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, 8- or 16-bit Pulse Width Modulator, or Frequency Output. Additionally, Capture/Compare Module 4 offers watchdog timer (WDT) capabilities. Following a system reset, Module 4 is configured and enabled in WDT mode. The PCA Capture/Compare Module I/O and External Clock Input may be routed to Port I/O via the Digital Crossbar.




Figure 1.14. PCA Block Diagram



1.7. 10-Bit Analog to Digital Converter

The C8051F310/1/2/3/6 devices include an on-chip 10-bit SAR ADC with a 25-channel differential input multiplexer. With a maximum throughput of 200 ksps, the ADC offers true 10-bit accuracy with an INL of \pm 1LSB. The ADC system includes a configurable analog multiplexer that selects both positive and negative ADC inputs. Ports1-3 are available as an ADC inputs; additionally, the on-chip Temperature Sensor output and the power supply voltage (V_{DD}) are available as ADC inputs. User firmware may shut down the ADC to save power.

Conversions can be started in six ways: a software command, an overflow of Timer 0, 1, 2, or 3, or an external convert start signal. This flexibility allows the start of conversion to be triggered by software events, a periodic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 10-bit data word is latched into the ADC data SFRs upon completion of a conversion.

Window compare registers for the ADC data can be configured to interrupt the controller when ADC data is either within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within/outside the specified range.




Figure 1.15. 10-Bit ADC Block Diagram



1.8. Comparators

C8051F31x devices include two on-chip voltage comparators that are enabled/disabled and configured via user software. Port I/O pins may be configured as comparator inputs via a selection mux. Two comparator outputs may be routed to a Port pin if desired: a latched output and/or an unlatched (asynchronous) output. Comparator response time is programmable, allowing the user to select between high-speed and low-power modes. Positive and negative hysteresis are also configurable.

Comparator interrupts may be generated on rising, falling, or both edges. When in IDLE mode, these interrupts may be used as a "wake-up" source. Comparator0 may also be configured as a reset source. Figure 1.16 shows he Comparator0 block diagram.




Figure 1.16. Comparator0 Block Diagram



2. Absolute Maximum Ratings

Conditions	Min	Тур	Max	Units
	-55	_	125	°C
	-65	_	150	°C
	-0.3	_	5.8	V
	-0.3	—	4.2	V
	_	_	500	mA
			100	mA
	Conditions	-55 -65 -0.3	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Table 2.1. Absolute Maximum Ratings^{*}

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



3. Global DC Electrical Characteristics

Table 3.1. Global DC Electrical Characteristics

-40°C to +85°C, 25 MHz System Clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units		
Digital Supply Voltage		V_{RST}^{1}	3.0	3.6	V		
Digital Supply RAM Data Retention Voltage		_	1.5		V		
Specified Operating Temperature Range		-40	_	+85	°C		
SYSCLK (system clock frequency)		0 ²	—2	5	MHz		
Tsysl (SYSCLK low time)		18	_	-	ns		
Tsysh (SYSCLK high time)		18	—		ns		
Digital Supply Current—CPU Active (Normal Mode, fetching instructions from Flash)							
I _{DD} (Note 3)	V _{DD} = 3.0 V, F = 25 MHz		7.8	8.6	mA		
	$V_{DD} = 3.0 V, F = 1 MHz$	—	0.38	—	mA		
	V _{DD} = 3.0 V, F = 80 kHz	—	31	_	μA		
	V _{DD} = 3.6 V, F = 25 MHz	—	10.7	12.1	mA		
I _{DD} Supply Sensitivity (Note 3,	F = 25 MHz		67	_	%/V		
Note 4)	F = 1 MHz	—	62	—	%/V		
I _{DD} Frequency Sensitivity (Note 3,	V_{DD} = 3.0 V, F \leq 15 MHz, T = 25 °C	_	0.39	_	mA/MHz		
Note 5)	V_{DD} = 3.0 V, F > 15 MHz, T = 25 °C	—	0.21		mA/MHz		
	V _{DD} = 3.6 V, F <u>≤</u> 15 MHz, T = 25 °C	—	0.55	—	mA/MHz		
	V _{DD} = 3.6 V, F > 15 MHz, T = 25 °C	—	0.27		mA/MHz		

Notes:

- 1. Given in Table 9.1 on page 110.
- 2. SYSCLK must be at least 32 kHz to enable debugging.
- 3. Based on device characterization data, not production tested.
- 4. Active and Inactive I_{DD} at voltages and frequencies other than those specified can be calculated using the I_{DD} Supply Sensitivity. For example, if the V_{DD} is 3.3 V instead of 3.0 V at 25 MHz: I_{DD} = 7.8 mA typical at 3.0 V and f = 25 MHz. From this, I_{DD} = 7.8 mA + 0.67 x (3.3 V 3.0 V) = 8 mA at 3.3 V and f = 25 MHz.
- 5. I_{DD} can be estimated for frequencies ≤ 15 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} for > 15 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:

V_{DD} = 3.0 V; F = 20 MHz, I_{DD} = 7.8 mA – (25 MHz – 20 MHz) x 0.21 mA/MHz = 6.75 mA.

 Idle I_{DD} can be estimated for frequencies ≤ 1 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate Idle I_{DD} for > 1 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:

 V_{DD} = 3.0 V; F = 5 MHz, Idle I_{DD} = 4.8 mA – (25 MHz – 5 MHz) x 0.15 mA/MHz = 1.8 mA.



Table 3.1. Global DC Electrical Characteristics (Continued)

-40°C to +85°C, 25 MHz System Clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units			
Digital Supply Current—CPU Inactive (Idle Mode, not fetching instructions from Flash)								
I _{DD} (Note 3)	V_{DD} = 3.0 V, F = 25 MHz		3.8	4.3	mA			
	V _{DD} = 3.0 V, F = 1 MHz	—	0.20	—	mA			
	V _{DD} = 3.0 V, F = 80 kHz	—	16	—	μA			
	V _{DD} = 3.6 V, F = 25 MHz	—	4.8	5.3	mA			
I _{DD} Supply Sensitivity (Note 3,	F = 25 MHz	—	44	—	%/V			
Note 4)	F = 1 MHz	_	56	—	%/V			
I _{DD} Frequency Sensitivity (Note 3,	V_{DD} = 3.0 V, F \leq 1 MHz, T = 25 °C		0.21	—	mA/MHz			
Note 6)	V _{DD} = 3.0 V, F > 1 MHz, T = 25 °C	—	0.15	—	mA/MHz			
	V _{DD} = 3.6 V, F <u>≤</u> 1 MHz, T = 25 °C	—	0.28	—	mA/MHz			
	V_{DD} = 3.6 V, F > 1 MHz, T = 25 °C	_	0.19	—	mA/MHz			
Digital Supply Current (Stop Mode, shutdown)	Oscillator not running, V _{DD} Monitor Disabled	_	< .1	0 —	μA			

Notes:

- 1. Given in Table 9.1 on page 110.
- 2. SYSCLK must be at least 32 kHz to enable debugging.
- 3. Based on device characterization data, not production tested.
- 4. Active and Inactive I_{DD} at voltages and frequencies other than those specified can be calculated using the I_{DD} Supply Sensitivity. For example, if the V_{DD} is 3.3 V instead of 3.0 V at 25 MHz: I_{DD} = 7.8 mA typical at 3.0 V and f = 25 MHz. From this, I_{DD} = 7.8 mA + 0.67 x (3.3 V 3.0 V) = 8 mA at 3.3 V and f = 25 MHz.
- 5. I_{DD} can be estimated for frequencies ≤ 15 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} for > 15 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:

 V_{DD} = 3.0 V; F = 20 MHz, I_{DD} = 7.8 mA – (25 MHz – 20 MHz) x 0.21 mA/MHz = 6.75 mA.

Idle I_{DD} can be estimated for frequencies ≤ 1 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate Idle I_{DD} for > 1 MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the frequency sensitivity number. For example:

 V_{DD} = 3.0 V; F = 5 MHz, Idle I_{DD} = 4.8 mA – (25 MHz – 5 MHz) x 0.15 mA/MHz = 1.8 mA.



Other electrical characteristics tables are found in the data sheet section corresponding to the associated peripherals. For more information on electrical characteristics for a specific peripheral, refer to the page indicated in Table 3.2.

Peripheral Electrical Characteristics	Page No.
ADC0 Electrical Characteristics	65
External Voltage Reference Circuit Electrical Characteristics	68
Comparator Electrical Characteristics	78
Reset Electrical Characteristics	110
Flash Electrical Characteristics	112
Internal Oscillator Electrical Characteristics	123
Port I/O DC Electrical Characteristics	143

Table 3.2. Electrical Characteristics Quick Reference



4. Pinout and Package Definitions

	Pin Numbers			-			
Name	'F310/2/4	'F311/3/5	'F316/7	Туре	Description		
V _{DD}	4	4	4		Power Supply Voltage.		
GND	3	3	3		Ground.		
RST/	5	5	5	D I/O	Device Reset. Open-drain output of internal POR. An external source can initiate a system reset by driving this pin low for at least 10 µs.		
C2CK				D I/O	Clock signal for the C2 Debug Interface.		
P3.0/				D I/O	Port 3.0. See Section 13 for a complete description.		
C2D	6	6	6	D I/O	Bi-directional data signal for the C2 Debug Interface.		
P0.0/				D I/O	Port 0.0. See Section 13 for a complete description.		
VREF	2	2	2	A In	External VREF input. ('F310/1/2/3 only)		
P0.1	1	1	1	D I/O	Port 0.1. See Section 13 for a complete description.		
P0.2/				D I/O	Port 0.2. See Section 13 for a complete description.		
XTAL1	32	28	24	A In	External Clock Input. This pin is the external oscillator return for a crystal or resonator.		
P0.3/				D I/O	Port 0.3. See Section 13 for a complete description.		
XTAL2	31	27	23	A Out or D In	External Clock Output. For an external crystal or reso- nator, this pin is the excitation driver. This pin is the external clock input for CMOS, capacitor, or RC oscil- lator configurations.		
P0.4	30	26	22	D I/O	Port 0.4. See Section 13 for a complete description.		
P0.5	29	25	21	D I/O	Port 0.5. See Section 13 for a complete description.		
P0.6/ CNVSTR	28	24	20		Port 0.6. See Section 13 for a complete description. ADC0 External Convert Start Input. ('F310/1/2/3 only)		
P0.7	27	23	19	D I/O	Port 0.7. See Section 13 for a complete description.		
P1.0	26	22	18	D I/O or A In	Port 1.0. See Section 13 for a complete description.		
P1.1	25	21	17	D I/O or A In	Port 1.1. See Section 13 for a complete description.		
P1.2	24	20	16	D I/O or A In	Port 1.2. See Section 13 for a complete description.		
P1.3	23	19	15	D I/O or A In	Port 1.3. See Section 13 for a complete description.		
P1.4	22	18	14	D I/O or A In	Port 1.4. See Section 13 for a complete description.		

Table 4.1. Pin Definitions for the C8051F31x



Name	Pi	Pin Numbers Type Description		Description	
name	'F310/2/4	'F311/3/5	'F316/7	туре	Description
P1.5	21	17	13	D I/O or A In	Port 1.5. See Section 13 for a complete description.
P1.6	20	16		D I/O or A In	Port 1.6. See Section 13 for a complete description.
P1.7	19	15		D I/O or A In	Port 1.7. See Section 13 for a complete description.
P2.0	18	14	12	D I/O or A In	Port 2.0. See Section 13 for a complete description.
P2.1	17	13	11	D I/O or A In	Port 2.1. See Section 13 for a complete description.
P2.2	16	12	10	D I/O or A In	Port 2.2. See Section 13 for a complete description.
P2.3	15	11	9	D I/O or A In	Port 2.3. See Section 13 for a complete description.
P2.4	14	10	8	D I/O or A In	Port 2.4. See Section 13 for a complete description.
P2.5	13	9	7	D I/O or A In	Port 2.5. See Section 13 for a complete description.
P2.6	12	8		D I/O or A In	Port 2.6. See Section 13 for a complete description.
P2.7	11	7		D I/O or A In	Port 2.7. See Section 13 for a complete description.
P3.1	7			D I/O or A In	Port 3.1. See Section 13 for a complete description.
P3.2	8			D I/O or A In	Port 3.2. See Section 13 for a complete description.
P3.3	9			D I/O or A In	Port 3.3. See Section 13 for a complete description.
P3.4	10			D I/O or A In	Port 3.4. See Section 13 for a complete description.

Table 4.1. Pin Definitions for the C8051F31x	(Continued)
	(






Figure 4.1. LQFP-32 Pinout Diagram (Top View)






Figure 4.2. LQFP-32 Package Diagram








Figure 4.3. QFN-28 Pinout Diagram (Top View)












Top View

Figure 4.5. Typical QFN-28 Landing Diagram





Top View

Figure 4.6. QFN-28 Solder Paste Recommendation






Figure 4.7. QFN-24 Pinout Diagram (Top View)






Table 4.4. QFN-24
Package Dimensions

		MM	
	MIN	TYP	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	—	0.50	—
A3	—	0.25	—
b	0.18	0.25	0.30
D		4.00	_
D2	2.50	2.60	2.70
E	_	4.00	—
E2	2.50	2.60	2.70
е	—	0.50	—
L	0.35	0.40	0.45
N—		24	—
ND	—	6	
NE	—	6	
R0	.09		—




Figure 4.8. QFN-24 Package Drawing






Figure 4.9. Typical QFN-24 Landing Diagram







Figure 4.10. QFN-24 Solder Paste Recommendation



5. 10-Bit ADC (ADC0, C8051F310/1/2/3/6 only)

The ADC0 subsystem for the C8051F310/1/2/3/6 consists of two analog multiplexers (referred to collectively as AMUX0) with 25 total input selections, and a 200 ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector. The AMUX0, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. ADC0 operates in both Single-ended and Differential modes, and may be configured to measure P1.0–P3.4, the Temperature Sensor output, or V_{DD} with respect to P1.0–P3.4, VREF, or GND. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.





5.1. Analog Multiplexer

AMUX0 selects the positive and negative inputs to the ADC. Any of the following may be selected as the positive input: P1.0-P3.4, the on-chip temperature sensor, or the positive power supply (V_{DD}). Any of the following may be selected as the negative input: P1.0-P3.4, VREF, or GND. When GND is selected as the negative input, ADC0 operates in Single-ended Mode; all other times, ADC0 operates in Differential Mode. The ADC0 input channels are selected in the AMX0P and AMX0N registers as described in SFR Definition 5.1 and SFR Definition 5.2.

The conversion code format differs between Single-ended and Differential modes. The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code from the ADC at the completion of each conversion. Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit (ADC0CN.0). When in Single-ended Mode, conversion codes are represented as 10-bit unsigned integers.



Inputs are measured from '0' to VREF * 1023/1024. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADC0H and ADC0L registers are set to '0'.

Input Voltage	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)		
VREF x 1023/1024	0x03FF	0xFFC0		
VREF x 512/1024	0x0200	0x8000		
VREF x 256/1024	0x0100	0x4000		
0	0x0000	0x0000		

When in Differential Mode, conversion codes are represented as 10-bit signed 2's complement numbers. Inputs are measured from -VREF to VREF * 511/512. Example codes are shown below for both right-justified and left-justified data. For right-justified data, the unused MSBs of ADC0H are a sign-extension of the data word. For left-justified data, the unused LSBs in the ADC0L register are set to '0'.

Input Voltage	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)		
VREF x 511/512	0x01FF	0x7FC0		
VREF x 256/512	0x0100	0x4000		
0	0x0000	0x0000		
–VREF x 256/512	0xFF00	0xC000		
-VREF 0	xFE00	0x8000		

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to '0' the corresponding bit in register PnMDIN (for n = 0,1,2,3). To force the Crossbar to skip a Port pin, set to '1' the corresponding bit in register PnSKIP (for n = 0,1,2). See Section "13. Port Input/ Output" on page 129 for more Port I/O configuration details.

5.2. Temperature Sensor

The typical temperature sensor transfer function is shown in Figure 5.2. The output voltage (V_{TEMP}) is the positive ADC input when the temperature sensor is selected by bits AMX0P4-0 in register AMX0P.




Figure 5.2. Typical Temperature Sensor Transfer Function



The uncalibrated temperature sensor output is extremely linear and suitable for relative temperature measurements (see Table 5.1 for linearity specifications). For absolute temperature measurements, gain and/ or offset calibration is recommended. Typically a 1-point calibration includes the following steps:

- Step 1. Control/measure the ambient temperature (this temperature must be known).
- Step 2. Power the device, and delay for a few seconds to allow for self-heating.
- Step 3. Perform an ADC conversion with the temperature sensor selected as the positive input and GND selected as the negative input.
- Step 4. Calculate the offset and/or gain characteristics, and store these values in non-volatile memory for use with subsequent temperature sensor measurements.

Figure 5.3 shows the typical temperature sensor error assuming a 1-point calibration at 25 °C. Note that parameters which affect ADC measurement, in particular the voltage reference value, will also affect temperature measurement.




Figure 5.3. Temperature Sensor Error with 1-Point Calibration



5.3. Modes of Operation

ADC0 has a maximum conversion speed of 200 ksps. The ADC0 conversion clock is a divided version of the system clock, determined by the AD0SC b its in the A DC0CF regist er (system clock divided by (AD0SC + 1) for $0 \le AD0SC \le 31$).

5.3.1. Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM2-0) in register ADC0CN. Conversions may be initiated by one of the following:

- 1. Writing a '1' to the AD0BUSY bit of register ADC0CN
- 2. A Timer 0 overflow (i.e., timed continuous conversions)
- 3. A Timer 2 overflow
- 4. A Timer 1 overflow
- 5. A rising edge on the CNVSTR input signal (pin P0.6)
- 6. A Timer 3 overflow

Writing a '1' to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand". During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. Note that when Timer 2 or Timer 3 overflows are used as the conversion source, Low Byte overflows are used if Timer 2/3 is in 8-bit mode; High byte overflows are used if Timer 2/3 is in 16-bit mode. See **Section "17. Timers" on page 187** for timer configuration.

Important Note About Using CNVSTR: The CNVSTR input pin also functions as Port pin P0.6. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.6 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.6, set to '1' Bit6 in register P0SKIP. See Section "13. Port Input/Output" on page 129 for details on Port I/O configuration.



5.3.2. Tracking Modes

According to Table 5.1, each ADC0 conversion must be preceded by a minimum tracking time for the converted result to be accurate. The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked, except when a conversion is in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR is low; conversion begins on the rising edge of CNVSTR (see Figure 5.4). Tracking can also be disabled (shut-down) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX settings are frequently changed, due to the settling time requirements described in **Section "5.3.3. Settling Time Requirements" on page 56**.




Figure 5.4. 10-Bit ADC Track and Conversion Example Timing



5.3.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different AMUX0 selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. In low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the minimum tracking time requirements.

Figure 5.5 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 5.1. When measuring the Temperature Sensor output or V_{DD} with respect to GND, R_{TOTAL} reduces to R_{MUX} . See Table 5.1 for ADC0 minimum settling time requirements.

Equation 5.1. ADC0 Settling Time Requirements


$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAL} is the sum of the AMUX0 resistance and any external source resistance.

n is the ADC resolution in bits (10).



Differential Mode






Figure 5.5. ADC0 Equivalent Input Circuits



SFR Definition 5.1. AMX0P: AMUX0 Positive Channel Select

R	R	R	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	AMX0P4	AMX0P3	AMX0P2	AMX0P1	AMX0P0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0xBB
			b; Write = do ositive Input					
Г	AMX0P4	1-0	ADC	0 Positive	Input			
-	00000		_	P1.0				
-	00001			P1.1				
_	00010)		P1.2				
-	00011			P1.3				
F	00100			P1.4				
	00101			P1.5				
	00110)		P1.6 ⁽¹⁾				
	00111			P1.7 ⁽¹⁾				
-	01000)		P2.0				
-	01001			P2.1				
	01010)		P2.2				
	01011			P2.3				
_	01100			P2.4				
_	01101			P2.5				
	01110			P2.6 ⁽¹⁾				
	01111			P2.7 ⁽¹⁾				
	10000)		P3.0				
	10001 ⁽	2)		P3.1 ⁽²⁾				
-	10010(P3.2 ⁽²⁾				
F	10011(P3.3 ⁽²⁾				
	10100(P3.4 ⁽²⁾				
-	10101-11)			
F	11110			Temp Senso				
F	11111			V _{DD}				
-	RESE 2. Only a	RVED on (8051F310/1/2 28051F316/7 (8051F310/2; s 2 devices.	/3/4/5; selec devices.				




SFR Definition 5.2. AMX0N: AMUX0 Negative Channel Select

R	R	R	R/W AMX0N4	R/W AMX0N3	R/W AMX0N2	R/W AMX0N1	R/W AMX0N0	Reset Value 0000000
- Bit7	- Bit6	- Bit5	Bit4	Bit3	Bit2	Bit1		SFR Addres
BIT	BIto	BIto	BIt4	BII3	BItZ	BIU	Bit0	
								0xBA
		 000						
	UNUSED. R AMX0N4–0:							
1154-0.	Note that wh					CO operati	os in Sinalo	-ondod
	mode. For al							
			94.110 mp 41					
	AMX0N	4–0	ADC	0 Negative	Input			
	00000	0		P1.0	-			
	0000	1		P1.1				
	00010	0		P1.2				
	0001	1		P1.3				
	00100	0		P1.4				
	0010			P1.5				
	00110	C		P1.6 ⁽¹⁾				
	00111	1	P1.7 ⁽¹⁾					
	01000	C	P2.0					
	0100	1	P2.1					
	01010	C	P2.2					
	0101		P2.3					
	01100		P2.4					
	01101		P2.5					
	01110)	P2.6 ⁽¹⁾					
	0111	1		P2.7 ⁽¹⁾				
	1000	C		P3.0				
	10001	(2)		P3.1 ⁽²⁾				
	10010			P3.2 ⁽²⁾				
	10011			P3.3 ⁽²⁾				
	10100			P3.4 ⁽²⁾				
	10101-1			RESERVED)			
	11110			VREF	-			
	11111		GND (ADC	in Single-E	nded Mode)		
	Notes:	I	`	č		·		
	1. Only a	applies to C	8051F310/1/2	2/3/4/5; selec	tion			
			C8051F316/7					
	2. Only applies to C8051F310/2; selection RESERVED on C8051F311/3/6/7 devices.							
	0005	1 3 1 / 3/0/7	001003.					



R/W	R/W 4 AD0SC3	R/W AD0SC2	R/W AD0SC1	R/W	R/W	R/W	R/W	Reset Value	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBC	
Bits7–3: AD0SC4–0: ADC0 SAR Conversion Clock Period Bits. SAR Conversion clock is derived from system clock by the following equation, where AD0SC refers to the 5-bit value held in bits AD0SC4–0. SAR Conversion clock require- ments are given in Table 5.1. $AD0SC = \frac{SYSCLK}{CLK_{SAR}} - 1$									
Bit2: Bits1–0:	AD0LJST: A 0: Data in AI 1: Data in AI UNUSED. R	DC0H:ADC	OL registers OL registers	s are right-ju s are left-jus					

SFR Definition 5.4. ADC0H: ADC0 Data Word MSB



SFR Definition 5.5. ADC0L: ADC0 Data Word LSB

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xBD
Bits7–0:	ADC0 Data V For AD0LJS For AD0LJS read '0'.	T = 0: Bits	7–0 are the) will always




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0WINT	AD0CM2	AD0CM1	AD0CM0	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres				
						(bi	t addressable)	0xE8				
Bit7:		20 Enchla I	D ;+									
DIL <i>1</i> .	AD0EN: AD0			ower shutd	nwn							
	 0: ADC0 Disabled. ADC0 is in low-power shutdown. 1: ADC0 Enabled. ADC0 is active and ready for data conversions. AD0TM: ADC0 Track Mode Bit. 											
Bit6:												
	0: Normal Tr	ack Mode:	When ADCO) is enabled,	tracking is	continuous	unless a co	nversion is				
	in progress.											
	1: Low-powe) bits (see b	elow).					
Bit5:	ADOINT: AD							J				
	0: ADC0 has	•			since the las	st time ADUI	NI was clea	ared.				
Bit4:	1: ADC0 has AD0BUSY: A											
JII 4 .	Read:	COO Dusy	Dit.									
	0: ADC0 con	version is c	complete or	a conversior	n is not curre	ently in proc	ress. AD0IN	VT is set to				
	logic 1 on the		•			, , ,	,					
	1: ADC0 cor	version is i	n progress.									
	Write:											
	0: No Effect. 1: Initiates ADC0 Conversion if AD0CM2-0 = 000b											
Bit3:												
511.5.	ADOWINT: A 0: ADC0 Wir		•	•	-	d since this	flan was las	t cleared				
	1: ADC0 Wir						nag was ias	t olcarcu.				
Bits2–0:	AD0CM2-0:	•										
	When AD0T	M = 0:										
	000: ADC0 c					BUSY.						
	001: ADC0 c											
	010: ADC0 c											
	011: ADC0 c											
	100: ADC0 c					INVOIR.						
	101: ADC0 conversion initiated on overflow of Timer 3.											
	11x: Reserved. When AD0TM = 1:											
	000: Tracking initiated on write of '1' to AD0BUSY and lasts 3 SAR clocks, followed by con-											
	version.											
	001: Trackin											
	010: Trackin											
	011: Tracking											
	100: ADC0 t	racks only v	when CNVS	IR Input is I	ogic low; co	nversion sta	arts on rising	JUNVSTR				
	edge. 101: Trackin	a initiated o	n overflow c	of Timer 3 or	nd laste 2 Q	AR clocks f	ollowed by a	conversion				
	11x: Reserve	-			10 10313 0 0/			001100101011				



5.4. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.

SFR Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte




SFR Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
								11111111				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xC3				
Bits7–0:	Bits7–0: Low byte of ADC0 Greater-Than Data Word.											



SFR Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte



SFR Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
								00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0xC5		
Bits7–0: Low byte of ADC0 Less-Than Data Word.										



5.4.1. Window Detector In Single-Ended Mode

Figure 5.6 shows two example window comparisons for right-justified, single-ended data, with ADC0LTH:ADC0LTL = 0x0080 (128d) and ADC0GTH:ADC0GTL = 0x0040 (64d). In single-ended mode, the input voltage can range from '0' to VREF x (1023/1024) with respect to GND, and is represented by a 10-bit unsigned integer value. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0x0040 < ADC0H:ADC0L < 0x0080). In the right example, and AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0x0040 or ADC0H:ADC0L > 0x0080). Figure 5.7 shows an example using left-justified data with the same comparison values.




Figure 5.6. ADC Window Compare Example: Right-Justified Single-Ended Data




Figure 5.7. ADC Window Compare Example: Left-Justified Single-Ended Data



5.4.2. Window Detector In Differential Mode

Figure 5.8 shows two example window comparisons for right-justified, differential data, with ADC0LTH:ADC0LTL = 0x0040 (+64d) and ADC0GTH:ADC0GTH = 0xFFFF (-1d). In differential mode, the measurable voltage between the input pins is between -VREF and VREF*(511/512). Output codes are represented as 10-bit 2's complement signed integers. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0xFFFF (-1d) < ADC0H:ADC0L < 0x0040 (64d)). In the right example, an AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0xFFFF (-1d) or ADC0H:ADC0L > 0x0040 (+64d)). Figure 5.9 shows an example using left-justified data with the same comparison values.




Figure 5.8. ADC Window Compare Example: Right-Justified Differential Data




Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data



Table 5.1. ADC0 Electrical Characteristics

V_{DD} = 3.0 V, VREF = 2.40 V (REFSL=0), -40 to +85 °C unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy			1		1
Resolution			10		bits
Integral Nonlinearity		—	±0.5	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic	—	±0.5	±1	LSB
Offset Error		-12	1	+12	LSB
Full Scale Error	Differential mode	-15	-5	+5	LSB
Offset Temperature Coefficient		—	3.6		ppm/°C
Dynamic Performance (10 kHz s	sine-wave Single-ended inpu	t, 0 to 1 c	B below Fu	II Scale, 2	200 ksps)
Signal-to-Noise Plus Distortion		53	55.5		dB
Total Harmonic Distortion	Up to the 5 th harmonic		-67		dB
Spurious-Free Dynamic Range		—	78		dB
Conversion Rate			1		
SAR Conversion Clock		—	—	3	MHz
Conversion Time in SAR Clocks		10	—	_	clocks
Track/Hold Acquisition Time		300	—	_	ns
Throughput Rate			—	200	ksps
Analog Inputs		L	1		
Input Voltage Range		0		VREF	V
Input Capacitance		—	5		pF
Temperature Sensor				_	
Linearity*		—	±0.5	_	°C
Gain*		—	3350 ± 10	_	μV / °C
Offset*	(Temp = 0 °C)	—	897 ± 31	_	mV
Power Specifications					
Power Supply Current (V _{DD} supplied to ADC0)	Operating Mode, 200 ksps	_	400	900	μΑ
Power Supply Rejection			±0.3		mV/V
*Note: Represents one standard dev	iation from the mean. Includes AD	C offset, g	ain, and linea	rity variatio	ns.



NOTES:



6. Voltage Reference (C8051F310/1/2/3/6 only)

The voltage reference MUX on C8051F310/1/2/3/6 devices is configurable to use an externally connected voltage reference, or the power supply voltage (see Figure 6.1). The REFSL bit in the Reference Control register (REF0CN) selects the reference source. For an external source, REFSL should be set to '0'; For V_{DD} as the reference source, REFSL should be set to '1'.

The BIASE bit enables the internal voltage bias generator, which is used by the ADC, Temperature Sensor, and Internal Oscillator. This bit is forced to logic 1 when any of the aforementioned peripherals is enabled. The bias generator may be enabled manually by writing a '1' to the BIASE bit in register REF0CN; see SFR Definition 6.1 for REF0CN register details. The electrical specifications for the voltage reference circuit are given in Table 6.1.

Important Note About the VREF Input: Port pin P0.0 is used as the external VREF input. When using an external voltage reference, P0.0 should be configured as analog input and skipped by the Digital Crossbar. To configure P0.0 a s analog input, set to '0' Bit0 in regis ter P0MDIN. To configure the Crossbar to skip P0.0, set to '1' Bit0 in register P0SKIP. Refer to **Section "13. Port Input/Output" on page 129** for complete Port I/O configuration details.

The temperature sensor connects to the highest order input of the ADC0 positive input multiplexer (see **Section "5.1. Analog Multiplexer" on page 51** for details). The TEMPE bit in register REFOCN enables/disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any ADC0 measurements performed on the sensor result in meaningless data.




Figure 6.1. Voltage Reference Functional Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
				REFSL	TEMPE	BIASE		0000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
		0xD1											
Bits7–4: Bit3: Bit2:	This bit selects the source for the internal voltage reference. 0: VREF input pin used as voltage reference. 1: V _{DD} used as voltage reference.												
D:+1 .	1: Internal Te	emperature	Sensor on.		Dit (Must	ha (1) if uain							
Bit1:	BIASE: Internal Analog Bias Generator Enable Bit. (Must be '1' if using ADC). 0: Internal Bias Generator off. 1: Internal Bias Generator on.												
Bit0:	UNUSED. Read = 0b. Write = don't care.												

Table 6.1. External Voltage Reference Circuit Electrical Characteristics

 V_{DD} = 3.0 V; -40 to +85 °C unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Input Voltage Range		0		V _{DD}	V
Input Current	Sample Rate = 200 ksps; VREF = 3.0 V		12		μA




7. Comparators

C8051F31x devices include two on-chip programmable voltage comparators: Comparator0 is shown in Figure 7.1; Comparator1 is shown in Figure 7.2. The two comparators operate identically with the following exceptions: (1) Their input selections differ as shown in Figure 7.1 and Figure 7.2; (2) Comparator0 can be used as a reset source.

The Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0, CP1), or an asynchronous "raw" output (CP0A, CP1A). The asynchronous CP0A signal is available even when the system clock is not active. This allows the Comparator to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator output may be configured as open drain or push-pull (see Section "13.2. Port I/O Initialization" on page 133). Comparator0 may also be used as a reset source (see Section "9.5. Comparator0 Reset" on page 108).

The Comparator0 inputs are selected in the CPT0MX register (SFR Definition 7.2). The CMX0P1-CMX0P0 bits select the Comparator0 positive input; the CMX0N1-CMX0N0 bits select the Comparator0 negative input. The Comparator1 inputs are selected in the CPT1MX register (SFR Definition 7.5). The CMX1P1-CMX1P0 bits select the Comparator1 positive input; the CMX1N1-CMX1N0 bits select the Comparator1 negative input.

Important Note About Comparator Inputs: The Port pins selected as comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see **Section "13.3. General Purpose Port I/O" on page 135**).







The Comparator output can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, the Comparator output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 100 nA. See Section "13.1. Priority Crossbar Decoder" on page 131 for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be externally driven from -0.25 V to (V_{DD}) + 0.25 V without damage or upset. The complete Comparator electrical specifications are given in Table 7.1.

The Comparator response time may be configured in software via the CPTnMD registers (see SFR Definition 7.3 and SFR Definition 7.6). Selecting a longer response time reduces the Comparator supply current. See Table 7.1 for complete timing and current consumption specifications.




Figure 7.2. Comparator1 Functional Block Diagram






Figure 7.3. Comparator Hysteresis Plot

The Comparator hysteresis is software-programmable via its Comparator Control register CPTnCN (for n = 0 or 1). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPTnCN (shown in SFR Definition 7.1 and SFR Definition 7.4). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Table 7.1, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPnHYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see **Section "8.3. Interrupt Handler" on page 93**). The CPnFIF flag is set to logic 1 upon a Comparator falling-edge interrupt, and the CPnRIF flag is set to logic 1 upon the Comparator rising-edge interrupt. Once set, these bits remain set until cleared by software. The output state of the Comparator can be obtained at any time by reading the CPnOUT bit. The Comparator is enabled by setting the CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0.

The output state of the Comparator can be obtained at any time by reading the CPnOUT bit. The Comparator is enabled by setting the CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0.

Note that false rising edges and falling edges can be detected when the comparator is first powered-on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a sho rt time after the comparator is enabled or its mode bits have been changed. This Power Up Time is specified in Table 7.1 on page 78.



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9B
Bit7:	CP0EN: Cor	nparator0 E	nable Bit.					
	0: Comparat							
	1: Comparat							
Bit6:	CP0OUT: Co			ite Flag.				
	0: Voltage or							
	1: Voltage or							
Bit5:	CP0RIF: Co							
	0: No Compa					nce this flag	was last c	leared.
Dird	1: Comparat							
Bit4:	CP0FIF: Cor	•			•			
	0: No Compa			•		nce this flag	was last o	cleared.
	1: Comparat					-		
Bits3–2:	CP0HYP1-0			e Hysteresis	S CONTROL BIT	s.		
	00: Positive 01: Positive							
	10: Positive							
	11: Positive							
Bits1–0:	CP0HYN1-0			va Hvstaras	is Control B	ite		
Dito 1 0.	00: Negative			ve riysteres				
	01: Negative							
	10: Negative							
	11: Negative							
		,						

SFR Definition 7.1. CPT0CN: Comparator0 Control



SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	CMX0N1	CMX0N0	-	-	CMX0P1	CMX0P0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0x9F
		Read = $00b$						
Bits5-4:		CMX0N0: C		•			• • • •	
	I hese bits	select which	n Port pin is	used as the	Comparato	or0 negative	e input.	
	CMX0N1	CMX0N0	Negative Ir	nput				
	0	0	P1.1					
	01		P1.5					
	10		P2.1					
	11		P2.5					
Bits3–2:		Read = $00b$						
Bits1–0:		CMX0P0: Co		•				
	These bits	select which	n Port pin is	used as the	Comparato	or0 positive	input.	
			De altria da					
	CMX0P1	CMX0P0	Positive In	put				
	00		P1.0					
	01		P1.4					
			P2.0	1				
	10		F2.0					



C8051F310/1/2/3/4/5/6/7

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	CP0RIE	CP0FIE	-	-	CP0MD1	CP0MD0	00000010
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres
								0x9D
Bits7–6:	UNUSED. F	Read = 00b.	Write = don	i't care.				
Bit5:	CP0RIE: Co	omparator R	ising-Edge	Interrupt En	able.			
	0: Compara	tor rising-ec	lge interrupt	disabled.				
	1: Compara	ator rising-ec	lge interrupt	enabled.				
Bit4:	CP0FIE: Co	omparator Fa	alling-Edge	Interrupt En	able.			
	0: Compara	tor falling-ed	dge interrup	t disabled.				
	1. Compore	tor falling o	dao intorrun	tanablad				
	T. Compara	tor falling-e	ige interrup	t enableu.				
Bits1–0:	•	•	• •		t			
Bits1–0:	CP0MD1-C	•	mparator0 I	Mode Selec				
Bits1–0:	CP0MD1–C These bits s	CP0MD0: Co select the re	omparator0 I sponse time	Mode Selec e for Compa	rator0.	(_	
Bits1–0:	CP0MD1-C	CP0MD0: Co	mparator0 I	Mode Selec e for Compa		ne (TYP)		
Bits1–0:	CP0MD1–C These bits s	CP0MD0: Co select the re	omparator0 I sponse time	Mode Selec e for Compa CP0 Res	rator0.	. ,		
Bits1–0:	CP0MD1–C These bits s	CP0MD0: Co select the re CP0MD1	omparator0 I sponse time CP0MD0	Mode Selec e for Compa CP0 Res	rator0. sponse Tir	. ,]	
Bits1–0:	CP0MD1–C These bits s Mode	CP0MD0: Co select the re CP0MD1	omparator0 I sponse time CP0MD0	Mode Selec e for Compa CP0 Res	rator0. sponse Tir	. ,		



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP1EN	CP1OUT	CP1RIF	CP1FIF	CP1HYP1	CP1HYP0	CP1HYN1	CP1HYNC	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9A
Bit7:	CP1EN: Cor	•						
	0: Comparat							
	1: Comparat							
Bit6:	CP1OUT: Co	•	•	ite Flag.				
	0: Voltage or							
	1: Voltage or							
Bit5:	CP1RIF: Co							
	0: No Compa			•		nce this flag	was last c	leared.
544	1: Comparat							
Bit4:	CP1FIF: Cor	•			•			
	0: No Compa			•		nce this flag	was last o	cleared.
	1: Comparat	-	-	•		1 -		
Bits3–2:	CP1HYP1-C			e Hysteresi	s Control Bi	tS.		
	00: Positive	•						
	01: Positive	•						
	10: Positive							
Bits1–0:	11: Positive				in Control F	lito		
DIIST-0.	CP1HYN1–0 00: Negative			ve nystere:		bits.		
	00. Negative							
	10: Negative							
	11: Negative							
		11931010313	– 20 mv.					

SFR Definition 7.4. CPT1CN: Comparator1 Control



SFR Definition 7.5. CPT1MX: Comparator1 MUX Selection

544	544	5.44	D 444	5 44	D 444	D 444	D 444	D ()(
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset V
-	-	CMX1N1		-	-	CMX1P1	CMX1P0	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Add
								0x9
Bits7–6:	UNUSED.	Read = 00b	, Write = dor	n't care.				
Bits5–4:	CMX1N1-	CMX1N0: C	omparator1	Negative In	put MUX Se	elect.		
			h Port pin is				e input.	
	CMX1N1	CMX1N0	Negative Ir	put				
	0	0	P1.3					
	01		P1.7					
	10		P2.3					
	11		P2.7					
Bite 3_2		Pood - 00h	, Write = dor	't care				
Bits1–0:			omparator1		ut MUX Sel	lect.		
			h Port pin is				input.	
					-	-	-	
	CMX1P1	CMX1P0	Positive In	put				
	00		P1.2					
	01		P1.6					
	4.0		P2.2					
	10		P2.6					



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	CP1RIE	CP1FIE	-	-	CP1MD1	CP1MD0	00000010
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9C
Bits7–6: Bit5: Bit4: Bits1–0:	0: Compara 1: Compara CP1FIE: Co 0: Compara 1: Compara CP1MD1-C	omparator R itor rising-ec itor rising-ec omparator F itor falling-e itor falling-e	tising-Edge dge interrup dge interrup alling-Edge dge interrup dge interrup omparator1	Interrupt En t disabled t enabled. Interrupt Er ot disabled. ot enabled. Mode Selec	able. t.			
			-					
	Mode	CP1MD1	CP1MD0	CP1 Re	sponse Tii	ne (TYP)		
	0	0	0	Faste	st Respons	e Time		
	101							
	210				_			
	3	1	1	Lowest	Power Con	sumption		
				-				



Table 7.1. Comparator Electrical Characteristics

 V_{DD} = 3.0 V, -40 to +85 °C unless otherwise noted.

All specifications apply to both Comparator0 and Comparator1 unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
Response Time:	CP0+ - CP0- = 100 mV	—	100	—	ns
Mode 0, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV		250	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	175	—	ns
Mode 1, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV		500	—	ns
Response Time:	CP0+ - CP0- = 100 mV		320	—	ns
Mode 2, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV	—	1100	—	ns
Response Time:	CP0+ - CP0- = 100 mV	—	1050	—	ns
Mode 3, Vcm ¹ = 1.5 V	CP0+ - CP0- = -100 mV		5200	—	ns
Common-Mode Rejection Ratio		—	1.5	4	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00	—	0	1	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	2	5	7	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	5	10	13	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	12	20	25	mV
Negative Hysteresis 1	CP0HYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	2	5	7	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	5	10	13	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	12	20	25	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		V _{DD} + 0.25	V
Input Capacitance		—	7	—	pF
nput Bias Current		—	1	—	nA
nput Offset Voltage		-5	_	+5	mV
Power Supply				I	
Power Supply Rejection ²		—	0.1	1	mV/V
Power-up Time		—	10	—	μs
	Mode 0		7.6	20	μA
Supply Current at DC	Mode 1		3.2	10	μA
Supply Current at DC	Mode 2	—	1.3	5	μA
F	Mode 3	_	0.4	2.5	μA

2. Guaranteed by design and/or characterization.




8. CIP-51 Microcontroller


The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are four 16-bit counter/timers (see description in Section 17), an enhanced full-duplex UART (see description in Section 15), an Enhanced SPI (see description in Section 16), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (Section 8.2.6), and 29 Port I/O (see description in Section 13). The CIP-51 also includes on-chip debug hardware (see description in Section 20), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 8.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM

- 29 Brt /D
- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security







Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

Programming and Debugging Support

In-system programming of the Flash program memory and communication with on-chip debug support logic is accomplished via the Silicon Labs 2-Wire Development Interface (C2). The re-programmable Flash can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debugging is completely non-intrusive, requiring no RAM, S tack, timers, or other on-chip resources. C2 details can be found in Section "20. C2 Interface" on page 223.

The CIP-51 is supported by development tools from Silicon Labs and third party vendors. Silicon Labs provides an integrated development environment (IDE) including an editor, evaluation compiler, assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via the C2 interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.

8.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51[™] instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51[™] counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

8.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 8.1 is the



CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

8.1.2. MOVX Instruction and Program Memory

The MOVX instruction is typically used to access external data memory (Note: the C8051F31x does not support external data or program memory). In the CIP-51, the MOVX write instruction is used to accesses external RAM and the on-chip program memory space implemented as re-programmable Flash memory. The Flash access feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to **Section "10. Flash Memory" on page 111** for further details.

Mnemonic	Description	Bytes	Clock Cycles
	Arithmetic Operations		
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add indirect RAM to A	1	2
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @Ri	Add indirect RAM to A with carry	1	2
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment indirect RAM	1	2
DEC A	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	2
DEC @Ri	Decrement indirect RAM	1	2
INC DPTR	Increment Data Pointer	1	1
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	8
DA A	Decimal adjust A	1	1
	Logical Operations	·	
ANL A, Rn	AND Register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A, @Ri	AND indirect RAM to A	1	2
ANL A, #data	AND immediate to A	2	2
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate to direct byte	3	3
ORL A, Rn	OR Register to A	1	1

Table 8.1. CIP-51 Instruction Set Summary



Mnemonic	Description	Bytes	Clock Cycles
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR indirect RAM to A	1	2
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
	Data Transfer		
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX @RI, A MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX A, @DPTR MOVX @DPTR, A	Move A to external data (16-bit address) to A	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	2
-		-	-
XCH A, direct	Exchange direct byte with A	2	2

Table 8.1. CIP-51 Instruction Set Summary (Continued)



Mnemonic	Description	Bytes	Clock Cycles
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2
	Boolean Manipulation		
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3
JNC rel	Jump if Carry is not set	2	2/3
JB bit, rel	Jump if direct bit is set	3	3/4
JNB bit, rel	Jump if direct bit is not set	3	3/4
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4
	Program Branching		
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1

Table 8.1. CIP-51 Instruction Set Summary (Continued)



C8051F310/1/2/3/4/5/6/7

Notes on Registers, Operands and Addressing Modes:

Rn - Register R0–R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00– 0x7F) or an SFR (0x80–0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2 kB page of program memory as the first byte of the following instruction.


addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8 kB program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.



8.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The CIP-51 memory organization is shown in Figure 8.2.





8.2.1. Program Memory

The CIP-51 core has a 64k-byte program memory space. The C8051F310/1 and C8051F312/3/4/5 implement 16 and 8 kB, respectively, of this program memory space as in-system, re-programmable Flash memory, organized in a contiguous block from addresses 0x0000 to 0x3FFF or 0x0000 to 0x1FFF. Addresses above 0x3E00 are reserved on the 16 kB devices.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "10. Flash Memory" on page 111 for further details.



8.2.2. Data Memory

The CIP-51 includes 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory organization of the CIP-51.

8.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in SFR Definition 8.4). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

8.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51[™] assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

8.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.



8.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51[™] instruction set. Table 8.2 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, SCON0, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 8.3, for a detailed description of each register.

SPIOCN	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0	PCA0CPL4	PCA0CPH4	VDM0CN
В	POMDIN	P1MDIN	P2MDIN	P3MDIN		EIP1	
ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2	PCA0CPL3	PCA0CPH3	RSTSRC
ACC	XBR0	XBR1		IT01CF		EIE1	
PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PCA0CPM3	PCA0CPM4	
PSW	REF0CN			P0SKIP	P1SKIP	P2SKIP	
TMR2CN		TMR2RLL	TMR2RLH	TMR2L	TMR2H		
SMB0CN	SMB0CF	SMB0DAT	ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH	
IP		AMX0N	AMX0P	ADC0CF	ADC0L	ADC0H	
P3	OSCXCN	OSCICN	OSCICL			FLSCL	FLKEY
IE	CLKSEL	EMI0CN					
P2	SPI0CFG	SPI0CKR	SPI0DAT	POMDOUT	P1MDOUT	P2MDOUT	P3MDOUT
SCON0	SBUF0	CPT1CN	CPT0CN	CPT1MD	CPT0MD	CPT1MX	CPT0MX
P1	TMR3CN	TMR3RLL	TMR3RLH	TMR3L	TMR3H		
TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
P0	SP	DPL	DPH				PCON
0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
(bit addressable)							
	ADCOCN ACC PCA0CN PSW TMR2CN SMB0CN IP P3 IE P2 SCON0 P1 TCON P0 0(8)	B POMDIN ADCOCN PCA0CPL1 ACC XBR0 PCA0CN PCA0MD PCA0CN PCA0MD PSW REF0CN SMB0CN SMB0CF IP SMB0CF IP CLKSEL P2 SPI0CFG SCON0 SBUF0 P1 TMR3CN TCON TMOD P0 SP 0(8) 1(9)	BPOMDINP1MDINADCOCNPCA0CPL1PCA0CPH1ACCXBR0XBR1PCA0CNPCA0MDPCA0CPM0PSWREF0CNTMR2RLLSMB0CNSMB0CFSMB0DATIPAMX0NP3OSCXCNOSCICNIECLKSELEMI0CNP2SPI0CFGSPI0CKRSCON0SBUF0CPT1CNP1TMR3CNTMR3RLLTCONTMODTL0P0SPDPL0(8)1(9)2(A)	BP0MDINP1MDINP2MDINADC0CNPCA0CPL1PCA0CPH1PCA0CPL2ACCXBR0XBR1PCA0CNPCA0MDPCA0CPM0PCA0CPM1PSWREF0CNTMR2CNTMR2RLLTMR2RLHSMB0CNSMB0CFSMB0DATADC0GTLIPAMX0NAMX0PP3OSCXCNOSCICNOSCICLIECLKSELEMI0CNP2SPI0CFGSPI0CKRSPI0DATSCON0SBUF0CPT1CNCPT0CNP1TMR3CNTMR3RLLTMR3RLHTCONTMODTL0TL1P0SPDPLDPH0(8)1(9)2(A)3(B)	BPOMDINP1MDINP2MDINP3MDINADCOCNPCA0CPL1PCA0CPH1PCA0CPL2PCA0CPH2ACCXBR0XBR1IT01CFPCA0CNPCA0MDPCA0CPM0PCA0CPM1PCA0CPM2PSWREF0CNTMR2RLLTMR2RLHTMR2LSMB0CNSMB0CFSMB0DATADC0GTLADC0GTHIPAMX0NAMX0PADC0CFP3OSCXCNOSCICNOSCICLIECLKSELEMI0CNP0MDOUTSCON0SBUF0CPT1CNCPT0CNCPT1MDP1TMR3CNTMR3RLLTMR3RLHTMR3LTCONTMODTL0TL1TH0P0SPDPLDPH0(8)1(9)2(A)3(B)4(C)	BP0MDINP1MDINP2MDINP3MDINADC0CNPCA0CPL1PCA0CPH1PCA0CPL2PCA0CPH2PCA0CPL3ACCXBR0XBR1IT01CFPCA0CNPCA0MDPCA0CPM0PCA0CPM1PCA0CPM2PCA0CPM3PSWREF0CNP0SKIPP1SKIPTMR2CNTMR2RLLTMR2RLHTMR2LTMR2HSMB0CNSMB0CFSMB0DATADC0GTLADC0GTHADC0LTLIPAMX0NAMX0PADC0CFADC0LP3OSCXCNOSCICNOSCICLP2SPI0CFGSPI0CKRSPI0DATP0MDOUTP1MDOUTP1TMR3CNTMR3RLLTMR3RLHTMR3LTMR3HTCONTMODTL0TL1TH0TH1P0SPDPLDPH0(8)1(9)2(A)3(B)4(C)5(D)	BP0MDINP1MDINP2MDINP3MDINEIP1ADC0CNPCA0CPL1PCA0CPH1PCA0CPL2PCA0CPH2PCA0CPH3PCA0CPH3ACCXBR0XBR1IT01CFEIE1PCA0CNPCA0MDPCA0CPM0PCA0CPM1PCA0CPM2PCA0CPM3PCA0CPM4PSWREF0CNPCA0CPM0PCA0CPM1POSKIPP1SKIPP2SKIPTMR2CNTMR2RLLTMR2RLHTMR2LTMR2HADC0LTLADC0LTHSMB0CNSMB0CFSMB0DATADC0GTLADC0GTHADC0LTLADC0LTHIPAMX0NAMX0PADC0CFADC0LADC0HP3OSCXCNOSCICNOSCICLFLSCLIECLKSELEMI0CNEMI0CNFLSCLP2SPI0CFGSPI0CKRSPI0DATP0MDOUTP1MDOUTP2MDOUTSCON0SBUF0CPT1CNCPT0CNCPT1MDCPT1MXP1TMR3CNTMR3RLLTMR3RLHTMR3LTMR3HTCONTMODTL0TL1TH0TH1CKCONP0SPDPLDPH0(8)1(9)2(A)3(B)4(C)5(D)6(E)

Table 8.2. Special Function Register (SFR) Memory Map



Register	Address	Description	Page
SFRs are liste	ed in alphabetic	al order. All undefined SFR locations are reserved	
ACC	0xE0	Accumulator	92
ADC0CF	0xBC	ADC0 Configuration	59
ADC0CN	0xE8	ADC0 Control	60
ADC0GTH	0xC4	ADC0 Greater-Than Compare High	61
ADC0GTL	0xC3	ADC0 Greater-Than Compare Low	61
ADC0H	0xBE	ADC0 High	59
ADC0L	0xBD	ADC0 Low	59
ADC0LTH	0xC6	ADC0 Less-Than Compare Word High	62
ADCOLTL	0xC5	ADC0 Less-Than Compare Word Low	62
AMX0N	0xBA	AMUX0 Negative Channel Select	58
AMX0P	0xBB	AMUX0 Positive Channel Select	57
B	0xF0	B Register	93
CKCON	0x8E	Clock Control	193
CLKSEL	0xA9	Clock Select	123
CPT0CN	0x9B	Comparator0 Control	72
CPTOMD	0x9D	Comparator0 Mode Selection	74
CPTOMX	0x9F	Comparator0 MUX Selection	73
CPT1CN	0x9A	Comparator1 Control	75
CPT1MD	0x9C	Comparator1 Mode Selection	77
CPT1MX	0x9E	Comparator1 MUX Selection	76
DPH	0x83	Data Pointer High	91
DPL	0x82	Data Pointer Low	90
EIE1	0xE6	Extended Interrupt Enable 1	99
EIP1	0xF6	Extended Interrupt Priority 1	100
EMI0CN	0xAA	External Memory Interface Control	119
FLKEY	0xB7	Flash Lock and Key	117
FLSCL	0xB6	Flash Scale	117
IE	0xA8	Interrupt Enable	97
IP	0xB8	Interrupt Priority	98
IT01CF	0xE4	INT0/INT1 Configuration	101
OSCICL	0xB3	Internal Oscillator Calibration	122
OSCICN	0xB2	Internal Oscillator Control	122
OSCXCN	0xB1	External Oscillator Control	125
P0	0x80	Port 0 Latch	136
P0MDIN	0xF1	Port 0 Input Mode Configuration	136
P0MDOUT	0xA4	Port 0 Output Mode Configuration	137
P0SKIP	0xD4	Port 0 Skip	137
P1	0x90	Port 1 Latch	138
P1MDIN	0xF2	Port 1 Input Mode Configuration	138
P1MDOUT	0xA5	Port 1 Output Mode Configuration	139
P1SKIP	0xD5	Port 1 Skip	139
P2	0xA0	Port 2 Latch	140
P2MDIN	0xF3	Port 2 Input Mode Configuration	140

Table 8.3. Special Function Registers



Register	Address	Description	Page
P2SKIP	0xD6	Port 2 Skip	141
P3	0xB0	Port 3 Latch	142
P3MDIN	0xF4	Port 3 Input Mode Configuration	142
P3MDOUT	0xA7	Port 3 Output Mode Configuration	143
PCA0CN	0xD8	PCA Control	215
PCA0CPH0	0xFC	PCA Capture 0 High	219
PCA0CPH1	0xEA	PCA Capture 1 High	219
PCA0CPH2	0xEC	PCA Capture 2 High	219
PCA0CPH3	0xEE	PCA Capture 3High	219
PCA0CPH4	0xFE	PCA Capture 4 High	219
PCA0CPL0	0xFB	PCA Capture 0 Low	218
PCA0CPL1	0xE9	PCA Capture 1 Low	218
PCA0CPL2	0xEB	PCA Capture 2 Low	218
PCA0CPL3	0xED	PCA Capture 3Low	218
PCA0CPL4	0xFD	PCA Capture 4 Low	218
PCA0CPM0	0xDA	PCA Module 0 Mode	217
PCA0CPM1	0xDB	PCA Module 1 Mode	217
PCA0CPM2	0xDC	PCA Module 2 Mode	217
PCA0CPM3	0xDD	PCA Module 3 Mode	217
PCA0CPM4	0xDE	PCA Module 4 Mode	217
PCA0H	0xFA	PCA Counter High	218
PCA0L	0xF9	PCA Counter Low	218
PCA0MD	0xD9	PCA Mode	216
PCON	0x87	Power Control	103
PSCTL	0x8F	Program Store R/W Control	116
PSW	0xD0	Program Status Word	92
REF0CN	0xD1	Voltage Reference Control	68
RSTSRC	0xEF	Reset Source Configuration/Status	109
SBUF0	0x99	UART0 Data Buffer	169
SCON0	0x98	UART0 Control	168
SMB0CF	0xC1	SMBus Configuration	152
SMB0CN	0xC0	SMBus Control	154
SMB0DAT	0xC2	SMBus Data	156
SP	0x81	Stack Pointer	91
SPI0CFG	0xA1	SPI Configuration	180
SPIOCKR	0xA2	SPI Clock Rate Control	182
SPIOCN	0xF8	SPI Control	181
SPIODAT	0xA3	SPI Data	182
TCON	0x88	Timer/Counter Control	191
TH0	0x8C	Timer/Counter 0 High	194
TH1	0x8D	Timer/Counter 1 High	194
TL0	0x8A	Timer/Counter 0 Low	194
TL1	0x8B	Timer/Counter 1 Low	194
TMOD	0x89	Timer/Counter Mode	192
TMR2CN	0xC8	Timer/Counter 2 Control	197
TMR2H	0xCD	Timer/Counter 2 High	198

Table 8.3. Special Function Registers (Continued)




Register	Address	Description	Page
TMR2L	0xCC	Timer/Counter 2 Low	198
TMR2RLH	0xCB	Timer/Counter 2 Reload High	198
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	198
TMR3CN	0x91	Timer/Counter 3Control	201
TMR3H	0x95	Timer/Counter 3 High	202
TMR3L	0x94	Timer/Counter 3Low	202
TMR3RLH	0x93	Timer/Counter 3 Reload High	202
TMR3RLL	0x92	Timer/Counter 3 Reload Low	202
VDM0CN	0xFF	V _{DD} Monitor Control	107
XBR1	0xE2	Port I/O Crossbar Control 1	135
XBR0	0xE1	Port I/O Crossbar Control 0	134
0x84-0x86, 0	x96-0x97,		
0xAB-0xAF, 0)xB4, 0xB9,		
0xBF, 0xC7, 0	0xC9, 0xCE,	Reserved	
0xCF, 0xD2, 0	0xD3, 0xD7,		
0xDF, 0xE3, 0	0xE5, 0xF5		

Table 8.3. Special Function Registers (Continued)

8.2.7. Register Descriptions


Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic 1. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the data sheet associated with their corresponding system function.

SFR Definition 8.1. DPL: Data Pointer Low Byte






SFR Definition 8.2. DPH: Data Pointer High Byte



SFR Definition 8.3. SP: Stack Pointer





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset alue
CY	AC	F0	RS1	RS0	OV	F1	PARITY	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(b	it addressable) 0xD0
Bit7:	CY: Carry	•						
			the last arithmeti					a borrow
	•	,	eared to logic 0 b	by all othei	r arithmetic	operations		
Bit6:	AC: Auxilia							
			he last arithmetic					
	•	raction) th	e high order nibl	ble. It is cle	eared to log	gic 0 by all	other arithm	netic opera-
D'16	tions.							
Bit5:	F0: User F	0	able general av	waaa flaa	far	dor ooftuuor	a aciatical	
D:4-1 0.			able, general pu	irpose nag	for use un	der soltwar	e control.	
Bits4–3:	K91-K90	•	Bank Select.					
	These hits	ماييد فم ما م م	امرما برماما ممارم مرا					
	These bits	select wh	ich register banl	k is used c	luring regis	ter accesse	es.	
	These bits	select wh	ich register banl			ter accesse	es.	
					ess	ter accesse	es.	
	RS1	RS0	Register Bank	Addr	ess 0x07	ter accesse	es.	
	RS1	RS0 0	Register Bank	Addr 0x00-	ess 0x07 0x0F	ter accesse	∂S .	
	RS1 0 0	RS0 0 1	Register Bank	Addr 0x00- 0x08-	ress 0x07 0x0F 0x17	ter accesse	9 5.	
	RS1 0 0 1 1	RS0 0 1 0 1	Register Bank 0 1 2	Addr 0x00- 0x08- 0x10-	ress 0x07 0x0F 0x17	ter accesse	9 5.	
Bit2:	RS1 0 1 1 0V: Overfi	RS0 0 1 0 1 0 0 5 0 0 0 8 7	Register Bank 0 1 2 3	Addr 0x00- 0x08- 0x10- 0x18-	ress 0x07 0x0F 0x17 0x1F			
Bit2:	RS1 0 1 1 OV: Overfl This bit is	RS0 0 1 0 1 ow Flag. set to 1 ur	Register Bank 0 1 2 3 der the following	Addr 0x00- 0x08- 0x10- 0x18- g circumst	ess 0x07 0x0F 0x17 0x1F 0x1F	ADD, ADDO	C, or SUBB	
Bit2:	RS1 0 1 1 OV: Overfi This bit is causes a s	RS0 0 1 0 1 w Flag. set to 1 ur sign-chang	Register Bank 0 1 2 3 nder the following ge overflow, a M	Addr 0x00- 0x08- 0x10- 0x18- g circumst	ess 0x07 0x0F 0x17 0x1F ances: an <i>A</i> tion results	ADD, ADD(in an overf	C, or SUBB low (result i	s greater
Bit2:	RS10011OV: OverfiThis bit iscauses a sthan 255),	RS0 0 1 0 1 ow Flag. set to 1 ur sign-chang or a DIV i	Register Bank 0 1 2 3 nder the following ge overflow, a Minstruction cause	Addr 0x00– 0x08– 0x10– 0x18– g circumst UL instructes a divide	ess 0x07 0x0F 0x17 0x1F ances: an A tion results -by-zero co	ADD, ADD in an overf ondition. Th	C, or SUBB low (result i e OV bit is o	s greater
	RS10011OV: OverfilThis bit iscauses a sthan 255),by the ADI	RS0 0 1 0 1 ow Flag. set to 1 ur sign-chang or a DIV i D, ADDC,	Register Bank 0 1 2 3 nder the following ge overflow, a M	Addr 0x00– 0x08– 0x10– 0x18– g circumst UL instructes a divide	ess 0x07 0x0F 0x17 0x1F ances: an A tion results -by-zero co	ADD, ADD in an overf ondition. Th	C, or SUBB low (result i e OV bit is o	s greater
	RS100110V: OverfilThis bit iscauses a sthan 255),by the ADIF1: User F	RS0 0 1 0 1 ow Flag. set to 1 ur sign-chang or a DIV i D, ADDC, flag 1.	Register Bank 0 1 2 3 der the following e overflow, a Mi nstruction cause SUBB, MUL, an	Addr 0x00- 0x08- 0x10- 0x18- g circumst UL instruct es a divide ad DIV inst	ess 0x07 0x0F 0x17 0x1F 0x1F ances: an / tion results -by-zero co ructions in	ADD, ADDO in an overf ondition. Th all other ca	C, or SUBB low (result i e OV bit is o ses.	s greater
Bit1:	RS10011OV: OverflThis bit iscauses a sthan 255),by the ADDF1: User FThis is a b	RS0 0 1 0 1 ow Flag. set to 1 ur sign-chang or a DIV i D, ADDC, flag 1. it-address	Register Bank 0 1 2 3 der the following e overflow, a Mi nstruction cause SUBB, MUL, an able, general pu	Addr 0x00- 0x08- 0x10- 0x18- g circumst UL instruct es a divide ad DIV inst	ess 0x07 0x0F 0x17 0x1F 0x1F ances: an / tion results -by-zero co ructions in	ADD, ADDO in an overf ondition. Th all other ca	C, or SUBB low (result i e OV bit is o ses.	s greater
Bit2: Bit1: Bit0:	RS10011OV: OverfilThis bit iscauses a sthan 255),by the ADIF1: User FThis is a bPARITY: P	RS0 0 1 0 1 ow Flag. set to 1 ur sign-chang or a DIV i D, ADDC, lag 1. it-address 'arity Flag.	Register Bank 0 1 2 3 nder the following e overflow, a Mi nstruction cause SUBB, MUL, an able, general pu	Addr 0x00- 0x08- 0x10- 0x18- g circumst UL instruct es a divide id DIV inst	ess 0x07 0x0F 0x17 0x1F ances: an A tion results -by-zero co ructions in for use un	ADD, ADD(in an overf ondition. Th all other ca der softwar	C, or SUBB low (result i e OV bit is o ses. e control.	s greater cleared to 0
Bit1:	RS10011OV: OverfilThis bit iscauses a sthan 255),by the ADIF1: User FThis is a bPARITY: P	RS0 0 1 0 1 ow Flag. set to 1 ur sign-chang or a DIV i D, ADDC, flag 1. it-address Parity Flag. set to logic	Register Bank 0 1 2 3 der the following e overflow, a Mi nstruction cause SUBB, MUL, an able, general pu	Addr 0x00- 0x08- 0x10- 0x18- g circumst UL instruct es a divide id DIV inst	ess 0x07 0x0F 0x17 0x1F ances: an A tion results -by-zero co ructions in for use un	ADD, ADD(in an overf ondition. Th all other ca der softwar	C, or SUBB low (result i e OV bit is o ses. e control.	s greater cleared to 0

SFR Definition 8.4. PSW: Program Status Word

SFR Definition 8.5. ACC: Accumulator

R/W ACC.7	R/W ACC.6	R/W ACC.5	R/W ACC.4	R/W ACC.3	R/W ACC.2	R/W ACC.1	R/W ACC.0	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit	addressable)	0xE0
	ACC: Accum This register		mulator for	arithmetic o	operations.			



SFR Definition 8.6. B: B Register

R/W B.7	R/W B.6	R/W B.5	R/W B.4	R/W B.3	R/W B.2	R/W B.1	R/W B.0	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1 (bit	Bit0 addressable)	SFR Address: 0xF0
Bits7–0:	B: B Registe This register		a second ac	ccumulator	for certain a	rithmetic o	perations.	

8.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 14 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interruptpending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regard-less of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE1). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Note: Any instruction that clears the EA bit should be immediately followed by an instruction that has two or more opcode bytes. For example:

```
// in 'C':
EA = 0; // clear EA bit
EA = 0; // ... followed by another 2-byte opcode
; in assembly:
CLR EA ; clear EA bit
CLR EA ; ... followed by another 2-byte opcode
```

If an interrupt is posted during the execution phase of a "CLR EA" opcode (or any instruction which clears the EA bit), and the instruction is followed by a single-cycle instruction, the interrupt may be taken. However, a read of the EA bit will return a '0' inside the interrupt service routine. When the "CLR EA" opcode is followed by a multi-cycle instruction, the interrupt will not be taken.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI)



instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

8.3.1. MCU Interrupt Sources and Vectors

The MCUs support 14 interrupt sources. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 8.4 on page 96. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



8.3.2. External Interrupts

The /INT0 and /INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The IN0PL (/INT0 Polarity) and IN1PL (/INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (**Section "17.1. Timer 0 and Timer 1" on page 187**) select level or edge sensitive. The table below lists the possible configurations.

IT0	IN0PL	/INT0 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

IT1	IN1PL	/INT1 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

/INT0 and /INT1 are assigned to Port pins as defined in the IT01CF register (see SFR Definition 8.11). Note that /INT0 and /INT0 Port pin assignments are independent of any Crossbar assignments. /INT0 and /INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to /INT0 and/or /INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section "13.1. Priority Crossbar Decoder" on page 131 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (INOPL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

8.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP1) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If b oth interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 8.4.

8.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.



Interrupt Source	rrupt Source Interrupt Vector Priority Order Pending Flag		Bit addressable?	Cleared by HW?	Enable Flag	Priority Control	
	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	Ν	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	Ν	ET2 (IE.5)	PT2 (IP.5)
SPI0	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y	N	ESPI0 (IE.6)	PSPI0 (IP.6)
SMB0	0x003B	7	SI (SMB0CN.0)	Y	Ν	ESMB0 (EIE1.0)	PSMB0 (EIP1.0)
RESERVED	0x0043	8	N/A	N/A	N/A	N/A	N/A
ADC0 Window Compare	0x004B	9	ADOWINT (ADC0CN.3)	Y	Ν	EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
ADC0 Conversion Complete	0x0053	10	AD0INT (ADC0CN.5)	Y	N	EADC0 (EIE1.3)	PADC0 (EIP1.3)
Programmable Counter Array	0x005B	11	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	N	EPCA0 (EIE1.4)	PPCA0 (EIP1.4)
Comparator0	0x0063	12	CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5)	N	N	ECP0 (EIE1.5)	PCP0 (EIP1.5)
Comparator1	0x006B	13	CP1FIF (CPT1CN.4) CP1RIF (CPT1CN.5)	N	N	ECP1 (EIE1.6)	PCP1 (EIP1.6)
Timer 3 Overflow	0x0073	14	TF3H (TMR3CN.7) TF3L (TMR3CN.6)	Ν	Ν	ET3 (EIE1.7)	PT3 (EIP1.7)

 Table 8.4. Interrupt Summary



8.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(bit	t addressable	e) 0xA8
Bit7:	EA: Enable A							
	This bit globa	ally enables	s/disables a	Il interrupts	. It override:	s the individ	lual interru	ipt mask set-
	tings.							
	0: Disable all							
DVA	1: Enable ea							
Bit6:	ESPI0: Enab					•		
	This bit sets			io interrupts	6.			
	0: Disable all			tod by SDI	n			
Bit5:	1: Enable int ET2: Enable			aled by SFI	0.			
DIG.	This bit sets		•	or 2 interri	Int			
	0: Disable Ti				ipt.			
	1: Enable int			ated by the	TF2L or TF	2H flags		
Bit4:	ES0: Enable					Li i nago.		
Bith	This bit sets		•	RT0 interru	pt.			
	0: Disable U				P			
	1: Enable UA							
Bit3:	ET1: Enable							
	This bit sets	the maskin	g of the Tin	ner 1 interru	ipt.			
	0: Disable al	l Timer 1 in	terrupt.		-			
	1: Enable int			ated by the	TF1 flag.			
Bit2:	EX1: Enable							
	This bit sets			al Interrupt	1.			
	0: Disable ex		•					
	1: Enable int			ated by the	/INT1 input.			
Bit1:	ET0: Enable		•	<u>.</u>				
	This bit sets		•	ner 0 interru	ipt.			
	0: Disable all		•	4 a al h y 4 1				
Bit0:	1: Enable int		•	ated by the	TFU flag.			
DILU.	EX0: Enable			al Interrupt	0			
	This bit sets 0: Disable ex			armenupt	0.			
	1: Enable int		•	ated by the	/INT0 input			
		chuptiequ	icolo genera		na o input.			

SFR Definition 8.7. IE: Interrupt Enable



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	PSPI0	PT2	PS0	PT1	PX1	PT0	PX0	1000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(bi	t addressable	e) 0xB8
Bit7:	UNUSED. R	ead = 1, W	rite = don't	care.				
Bit6:	PSPI0: Seria	•		· /	rupt Priority	Control.		
	This bit sets							
	0: SPI0 inter							
	1: SPI0 inter	•	• • •					
Bit5:	PT2: Timer 2							
	This bit sets				t.			
	0: Timer 2 in							
D:44	1: Timer 2 in		• •					
Bit4:	PS0: UARTO	•						
	This bit sets 0: UART0 int				ι.			
	1: UARTO Int	•						
Bit3:	PT1: Timer 1	•	• •					
DIIJ.	This bit sets				t			
	0: Timer 1 in				ι.			
	1: Timer 1 in							
Bit2:	PX1: Externa							
BRE!	This bit sets				ot 1 interrup	ot		
	0: External Ir							
	1: External Ir	•						
Bit1:	PT0: Timer C		0 1					
	This bit sets				t.			
	0: Timer 0 in							
	1: Timer 0 in							
Bit0:	PX0: Externa		• •					
	This bit sets	the priority	of the Exte	rnal Interru	ot 0 interrup	ot.		
	0: External Ir	nterrupt 0 s	et to low pri	ority level.				
	1: External Ir	nterrunt 0 s	et to high p	riority level				

SFR Definition 8.8. IP: Interrupt Priority



SFR Definition	8.9. EIE1:	Extended	Interrupt	Enable 1
----------------	------------	----------	-----------	----------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
ET3	ECP1	ECP0	EPCA0	EADC0	EWADC0	Reserved	ESMB0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
								0xE6			
Bit7:	ET3: Enable	Timer 3 Int	errupt.								
	This bit sets	the maskin	g of the Tin	ner 3 interru	pt.						
	0: Disable Ti										
	1: Enable int				TF3L or TF	3H flags.					
Bit6:	ECP1: Enab	•	· · ·								
	This bit sets		•	1 interrupt.							
	0: Disable C										
D'15	1: Enable int				CP1RIF or	CP1FIF flag	s.				
Bit5:	ECP0: Enab	•	· · ·								
	This bit sets			o interrupt.							
		0: Disable CP0 interrupts. 1: Enable interrupt requests generated by the CP0RIF or CP0FIF flags.									
Bit4:	EPCA0: Ena		•			•	5.				
DI(4 .	This bit sets	•			· /	upt.					
	0: Disable al		•								
	1: Enable int		•	ated by PCA	NO.						
Bit3:	EADC0: Ena		•								
	This bit sets					ete interrupt.					
	0: Disable A	DC0 Conve	rsion Com	olete interru	pt.	·					
	1: Enable int	errupt requ	ests genera	ated by the	AD0INT flag	g.					
Bit2:	EWADC0: E	nable Wind	ow Compa	rison ADC0	Interrupt.						
	This bit sets	the maskin	g of ADC0	Window Co	mparison in	terrupt.					
	0: Disable A										
	1: Enable int		•		0 Window	Compare fla	ig (AD0WI	NT).			
Bit1:	RESERVED										
Bit0:	ESMB0: Ena		```	•							
	This bit sets		•	1B0 interrup	t.						
	0: Disable al				20						
	1: Enable inf	errupt requ	ests genera	ated by SMI	50.						



R/W PT3	R/W PCP1	R/W PCP0	R/W PCP0	R/W PADC0	R/W PWADC0	R/W Reserved	R/W PSMB0	Reset Value	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF6	
Bit7:	PT3: Timer 3 This bit sets 0: Timer 3 in 1: Timer 3 in	the priority terrupts set	of the Time to low pric	er 3 interrup rity level.	t.				
Bit6:	PCP1: Com This bit sets 0: CP1 inter 1: CP1 inter	parator1 (C the priority rupt set to le	P1) Interrup of the CP1 ow priority I	ot Priority C interrupt. evel.	ontrol.				
Bit5:	PCP0: Com This bit sets 0: CP0 inter 1: CP0 inter	parator0 (C the priority rupt set to le	P0) Interrup of the CP0 ow priority I	ot Priority C interrupt. evel.	ontrol.				
Bit4:	PPCA0: Pro This bit sets 0: PCA0 inte	grammable the priority errupt set to	Counter A of the PCA low priority	rray (PCA0) 0 interrupt. 1 level.) Interrupt P	riority Contro	ol.		
Bit3:	 PCA0 interrupt set to high priority level. PADC0 ADC0 Conversion Complete Interrupt Priority Control. This bit sets the priority of the ADC0 Conversion Complete interrupt. ADC0 Conversion Complete interrupt set to low priority level. ADC0 Conversion Complete interrupt set to high priority level. 								
Bit2:	 1: ADC0 Conversion Complete interrupt set to high priority level. PWADC0: ADC0 Window Comparator Interrupt Priority Control. This bit sets the priority of the ADC0 Window interrupt. 0: ADC0 Window interrupt set to low priority level. 1: ADC0 Window interrupt set to high priority level. 								
Bit1: Bit0:	RESERVED PSMB0: SM This bit sets 0: SMB0 inte 1: SMB0 inte	. Read = 0. Bus (SMB0 the priority errupt set to	Must Write) Interrupt of the SME low priority	9 0. Priority Con 30 interrupt. y level.	trol.				

SFR Definition 8.10. EIP1: Extended Interrupt Priority 1



SFR Definition 8.11. IT01CF: INT0/INT1 Configuration

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
IN1PL	IN1SL2	IN1SL1	IN1SL0	IN0PL	IN0SL2	IN0SL1	IN0SL0	00000001				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xE4				
Note: Re	fer to SFR Defir	nition 17.1 fo	or INT0/1 edg	ge- or level-s	ensitive inter	rupt selectio	n.					
).1 		Daladi										
Bit7:	IN1PL: /INT1 Polarity 0: /INT1 input is active low.											
	1: /INT1 input											
Bits6–4:			•	Rits								
51100 4.	IN1SL2–0: /INT1 Port Pin Selection Bits These bits select which Port pin is assigned to /INT1. Note that this pin assignment is inde-											
	pendent of the Crossbar; /INT1 will monitor the assigned Port pin without disturbing the											
	peripheral that				•	•		•				
	assign the Po											
	setting to '1' t						• 、					
	IN1SL2-0	/INT	1 Port Pin									
	000		P0.0									
	001		P0.1									
	010		P0.2									
	011		P0.3									
	100		P0.4									
	101		P0.5									
	110		P0.6									
	111		P0.7									
Bit3:	INOPL: /INTO Polarity											
	0: /INTO interrupt is active low.											
	1: /INT0 inter	•	-	Dite								
Bits2–0:	INTOSL2-0: /					a that this n	in accianm	ont is indo				
	These bits select which Port pin is assigned to /INT0. Note that this pin assignment is inde- pendent of the Crossbar. /INT0 will monitor the assigned Port pin without disturbing the											
	peripheral that				•	•		•				
	assign the Po											
	setting to '1' t	•		•	•			nphonou by				
	5	•	0	0	,							
	IN0SL2-0	/INT	0 Port Pin									
	000		P0.0									
	001		P0.1									
	010		P0.2									
	011		P0.3									
	100		P0.4									
	101		P0.5									
	110		P0.6									
	111		P0.7									



8.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not effected). Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. SFR Definition 8.12 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consumption considerably; however, a reset is required to restart the MCU.

8.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All in ternal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to **Section "9.6. PCA Watchdog Timer Reset" on page 108** for more information on the use and configuration of the WDT.

Note: Any instruction that sets the IDLE bit should be immediately followed by an instruction that has 2 or more opcode bytes. For example:

// in 'C':
PCON |= 0x01; // set IDLE bit
PCON = PCON; // ... followed by a 3-cycle dummy instruction
; in assembly:
ORL PCON, #01h ; set IDLE bit
MOV PCON, PCON; ... followed by a 3-cycle dummy instruction

If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from IDLE mode when a future interrupt occurs.



8.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout of 100 μ sec.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
GF5	GF4	GF3	GF2	GF1	GF0	STOP	IDLE	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0x87	
Bits7–2: GF5–GF0: General Purpose Flags 5–0. These are general purpose flags for use under software control.									
Bit1:	STOP: Stop		-			•••••			
	Setting this b			•		t will always	be read a	s 0.	
	1: CPU goes	s into Stop r	node (interr	nal oscillato	r stopped).				
Bit0:	IDLE: Idle M								
	Setting this bit will place the CIP-51 in Idle mode. This bit will always be read as 0.								
	1: CPU goes				CPU, but o	clock to Tim	ers, Interr	upts, Serial	
	Ports, and A	nalog Perip	herals are s	still active.)					

SFR Definition 8.12. PCON: Power Control



C8051F310/1/2/3/4/5/6/7

NOTES:



9. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost, even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pullups are enabled during and after the reset. For V_{DD} Monitor and power-on resets, the \overrightarrow{RST} pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. Refer to Section "12. Oscillators" on page 121 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (Section "18.3. Watchdog Timer Mode" on page 212 details the use of the Watchdog Timer). Program execution begins at location 0x0000.




Figure 9.1. Reset Sources



9.1. Power-On Reset

During power-up, the device is held in a reset state and the \overline{RST} pin is driven low until V_{DD} settles above V_{RST}. An additional delay occurs before the device is released from reset; the delay decreases as the V_{DD} ramp time increases (V_{DD} ramp time is defined as how fast V_{DD} ramps from 0 V to V_{RST}). Figure 9.2. plots the power-on and V_{DD} monitor reset timing. For valid ramp times (less than 1 ms), the power-on reset delay (T_{PORDelav}) is typically less than 0.3 ms.

Note: The maximum V_{DD} ramp time is 1 ms; slower ramp times may cause the device to be released from reset before V_{DD} reaches the V_{RST} level.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The content of internal data memory should be assumed to be undefined after a power-on reset. The V_{DD} monitor is disabled following a power-on reset.




Figure 9.2. Power-On and V_{DD} Monitor Reset Timing

9.2. Power-Fail Reset / V_{DD} Monitor

When a power-down transition or power irregularity causes V_{DD} to drop below V_{RST} , the power supply monitor will drive the RST pin low and hold the CIP-51 in a reset state (see Figure 9.2). When V_{DD} returns to a level above V_{RST} , the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if V_{DD} dropped below the level required for data retention. If the PORSF flag reads '1', the data may no longer be valid. The V_{DD} monitor is disabled after power-on resets; however its defined state (enabled/disabled) is not altered by



any other reset source. For example, if the V_{DD} monitor is enabled and a software reset is performed, the V_{DD} monitor will still be enabled after the reset.

Important Note: The V_{DD} monitor must be enabled before it is selected as a reset source. Selecting the V_{DD} monitor as a reset source before it is enabled and stabilized may cause a system reset. The procedure for configuring the V_{DD} monitor as a reset source is shown below:

- Step 1. Enable the V_{DD} monitor (VDMEN bit in VDM0CN = '1').
- Step 2. Wait for the V_{DD} monitor to stabilize (see Table 9.1 for the V_{DD} Monitor turn-on time). Note: This delay should be omitted if software contains routines that erase or write Flash memory.
- Step 3. Select the V_{DD} monitor as a reset source (PORSF bit in RSTSRC = '1').

See Figure 9.2 for V_{DD} monitor timing; note that the reset delay is not incurred after a V_{DD} monitor reset. See Table 9.1 for complete electrical characteristics of the V_{DD} monitor.

SFR Definition 9.1. VDM0CN:	V _{DD} Monitor Control
-----------------------------	---------------------------------

R/W	R	R	R	R	R	R	R	Reset Value		
VDMEN				Reserved				Variable		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
							SFR Address:	0xFF		
Bit7:	Bit7: VDMEN: V _{DD} Monitor Enable. This bit is turns the V _{DD} monitor circuit on/off. The V _{DD} Monitor cannot generate system resets until it is also selected as a reset source in register RSTSRC (Figure 9.2). The V _{DD} Monitor must be allowed to stabilize before it is selected as a reset source. Selecting the V _{DD} monitor as a reset source before it has stabilized may generate a system reset.									
Bit6: V	See Table 9.1 for the minimum V _{DD} Monitor turn-on time. 0: V _{DD} Monitor Disabled. 1: V _{DD} Monitor Enabled.									
Bits5–0:	Reserved. R	ead = Varia	ble. Write =	don't care						

9.3. External Reset

The external RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the RST pin generates a reset; an external pullup and/or decoupling of the RST pin may be necessary to avoid erroneous noise-induced resets. See Table 9.1 for complete RST pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.



9.4. Missing Clock Detector Reset

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100 μ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read '1', signifying the MCD as the reset source; otherwise, this bit reads '0'. Writing a '1' to the MCDRSF bit enables the Missing Clock Detector; writing a '0' disables it. The state of the RST pin is unaffected by this reset.

9.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the RST pin is unaffected by this reset.

9.6. PCA Watchdog Timer Reset

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "18.3. Watchdog Timer Mode" on page 212; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to '1'. The state of the RST pin is unaffected by this reset.

9.7. Flash Error Reset

If a Flash read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- A Flash write or erase is attempted above user code space. This occurs when PSWE is set to '1' and a MOVX write operation targets an address above address 0x3DFF for C8051F310/1 or 0x1FFF for C8051F312/3/4/5.
- A Flash read is attempted above user code space. This occurs when a MOVC operation targets an address above address 0x3DFF for C8051F310/1 or 0x1FFF for C8051F312/3/4/5.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above 0x3DFF for C8051F310/1 or 0x1FFF for C8051F312/3/4/5.
- A Flash read, write or erase attempt is restricted due to a Flash security setting (see Section "10.3. Security Options" on page 113).

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the \overline{RST} pin is unaffected by this reset.

9.8. Software Reset

Software may force a reset by writing a '1' to the SWRSF bit (RSTSRC.4). The SWRSF bit will read '1' following a software forced reset. The state of the RST pin is unaffected by this reset.



SFR Definition 9.2. RSTSRC: Reset Source

	R	R/W	R/W	R	R/W	R/W	R	Reset Valu		
-	FERROR	C0RSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_		
							SFR Address	: 0xEF		
Bit7:	UNUSED. R	$aad = 0 W_{1}$	ite – don't	caro						
Bit6:	FERROR: FI			care.						
5110.	0: Source of			lash read/w	rite/erase er	ror.				
	1: Source of									
Bit5:	CORSEF: Co	mparator0	Reset Ena	ble and Flag	q .					
	0: Read: Sou	urce of last	reset was i	not Compar	ator0. Write	: Compara	tor0 is not a	reset		
	source.									
	1: Read: Sou	urce of last	reset was (Comparator	0. Write: Co	omparator0	is a reset s	ource		
	(active-low).		_							
Bit4:	SWRSF: Software Reset Force and Flag.									
	0: Read: Source of last reset was not a write to the SWRSF bit. Write: No Effect.									
Bit3:	1: Read: Source of last was a write to the SWRSF bit. Write: Forces a system reset.									
5113.	WDTRSF: Watchdog Timer Reset Flag. 0: Source of last reset was not a WDT timeout.									
	1: Source of				•					
Bit2:	MCDRSF: M									
	0: Read: Sou				g Clock Det	ector timed	out. Write: N	/lissing		
	Clock Detect				0			0		
	1: Read: Sou	urce of last	reset was a	a Missing C	lock Detecto	or timeout.	Write: Miss	ing Clock		
	Detector ena	bled; trigge	ers a reset i	f a missing	clock condit	ion is dete	cted.			
Bit1:	PORSF: Pov			-						
	This bit is se	-	-		-					
	monitor as a			-		_		is enable		
	and stabilize									
	0: Read: Las	st reset was	not a pow	er-on or V _{DI}	_D monitor re	set. Write:	V _{DD} monito	or is not a		
	reset source									
	1: Read: Las	t reset was	a power-or	n or V _{DD} mo	nitor reset; a	all other res	set flags inde	eterminate		
	Write: V _{DD} r			ce.						
Bit0:	PINRSF: HV			_						
	0: Source of	last reset w	as not RS	T pin.						
	1: Source of	last reset w	as RST pi	า.						
Note:	For bits that a read-modify- C0RSEF, SW	write instrue	ctions read							



Table 9.1. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	I_{OL} = 8.5 mA, V_{DD} = 2.7 to 3.6 V		—	0.6	V
RST Input High Voltage		0.7 x V _{DD}			V
RST Input Low Voltage				0.3 x V _{DD}	
RST Input Pullup Current	RST = 0.0 V	—	25	40	μA
V_{DD} Monitor Threshold (V_{RST})		2.40	2.55	2.70	V
Missing Clock Detector Timeout	Time from last system clock rising edge to reset initiation	100	220	600	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	5.0	_		μs
Minimum \overrightarrow{RST} Low Time to Generate a System Reset		15			μs
V _{DD} Monitor Turn-on Time		100	—	_	μs
V _{DD} Monitor Supply Current		_	20	50	μA
V _{DD} Ramp Time	$V_{DD} = 0 V$ to $V_{DD} = 2.7 V$	_	—	1	ms



10. Flash Memory

On-chip, re-programmable Flash memory is included for program code and non-volatile data storage. The Flash memory can be programmed in-system, a single byte at a time, through the C2 interface or by software using the MOVX instruction. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. Flash bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. Code execution is stalled during a Flash write/erase operation. Refer to Table 10.1 for complete Flash memory electrical characteristics.

10.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the C2 interface using programming tools provided by Silicon Labs or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program Flash memory, see **Section "20. C2 Interface"** on page 223.

To ensure the integrity of Flash contents, it is strongly recommended that the on-chip V_{DD} Monitor be enabled in any system that includes code that writes and/or erases Flash memory from software.

10.1.1. Flash Lock and Key Functions

Flash writes and erases by user software are protected with a lock and key function. The Flash Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before Flash operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, Flash writes and erases will be disabled until the next system reset. Flash writes and erases will also be disabled if a Flash write or erase is attempted before the key codes have been written properly. The Flash lock resets after each write or erase; the key codes must be written again before a following Flash operation can be performed. The FLKEY register is detailed in SFR Definition 10.2.

10.1.2. Flash Erase Procedure

The Flash memory can be programmed from software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, Flash write operations must be enabled by: (1) setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target Flash memory); and (2) Writing the Flash key codes in sequence to the Flash Lock register (FLKEY). The PSWE bit remains set until cleared by software.

A write to Flash memory can clear bits to logic 0 but cannot set them; only an erase operation can set bits to logic 1 in Flash. A byte location to be programmed should be erased before a new value is written. The Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire 512-byte page, perform the following steps:

- Step 1. Disable interrupts (recommended).
- Step 2. Set the PSEE bit (register PSCTL).
- Step 3. Set the PSWE bit (register PSCTL).
- Step 4. Write the first key code to FLKEY: 0xA5.
- Step 5. Write the second key code to FLKEY: 0xF1.
- Step 6. Using the MOVX instruction, write a data byte to any location within the 512-byte page to be erased.



10.1.3. Flash Write Procedure

Flash bytes are programmed by software with the following sequence:

- Step 1. Disable interrupts (recommended).
- Step 2. Erase the 512-byte Flash page containing the target location, as described in Section 10.1.2.
- Step 3. Set the PSWE bit (register PSCTL).
- Step 4. Clear the PSEE bit (register PSCTL).
- Step 5. Write the first key code to FLKEY: 0xA5.
- Step 6. Write the second key code to FLKEY: 0xF1.
- Step 7. Using the MOVX instruction, write a single data byte to the desired location within the 512 byte sector.

Steps 5–7 must be repeated for each byte to be written. After Flash writes are complete, PSWE should be cleared so that MOVX instructions do not target program memory.

Table 10.1. Flash Electrical Characteristics

Parameter	Conditions	Min	Тур	Max	Units	
Flash Size	C8051F310/1/6/7	16384*		_	bytec	
Flash Size	C8051F312/3/4/5	8192			bytes	
Endurance		20 k	100 k	_	Erase/Write	
Erase Cycle Time	25 MHz System Clock	10	15	20	ms	
Write Cycle Time	25 MHz System Clock	40	55	70	μs	
*Note: 512 bytes at location	ons 0x3E00 (C8051F310/1) are rese	erved.			·	

 $V_{DD} = 2.7$ to 3.6 V; -40 to +85 °C unless otherwise specified.

10.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction and read using the MOVC instruction. Note: MOVX read instructions always target XRAM.



10.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly set to '1' before software can modify the Flash memory; both PSWE and PSEE must be set to '1' before software can erase Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A Security Lock Byte located at the last byte of Flash user space offers protection of the Flash program memory from access (reads, writes, or erases) by unprotected code or the C2 interface. The Flash security mechanism allows the user to lock n 512-byte Flash pages, starting at page 0 (addresses 0x0000 to 0x01FF), where n is the 1's complement number represented by the Security Lock Byte. Note that the page containing the Flash Security Lock Byte is unlocked when no other Flash pages are locked (all bits of the Lock Byte are '1') and locked when any other Flash pages are locked (any bit of the Lock Byte is '0'). See the example below.




Figure 10.1. Flash Program Memory Map



The level of Flash security depends on the Flash access method. The three Flash access methods that can be restricted are reads, writes, and erases from the C2 debug interface, user firmware executing on unlocked pages, and user firmware executing on locked pages. Table 10.2 summarizes the Flash security features of the C8051F31x devices.

Action	C2 Debug	User Firmware e	executing from:
	Interface	an unlocked page	a locked page
Read, Write or Erase unlocked pages (except page with Lock Byte)	Permitted	Permitted	Permitted
Read, Write or Erase locked pages (except page with Lock Byte)	Not Permitted	Flash Error Reset	Permitted
Read or Write page containing Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted
Read or Write page containing Lock Byte (if any page is locked)	Not Permitted	Flash Error Reset	Permitted
Read contents of Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted
Read contents of Lock Byte (if any page is locked)	Not Permitted	Flash Error Reset	Permitted
Erase page containing Lock Byte (if no pages are locked)	Permitted	Flash Error Reset	Flash Error Reset
Erase page containing Lock Byte - Unlock all pages (if any page is locked)	C2 Device Erase Only	Flash Error Reset	Flash Error Reset
Lock additional pages (change '1's to '0's in the Lock Byte)	Not Permitted	Flash Error Reset	Flash Error Reset
Unlock individual pages (change '0's to '1's in the Lock Byte)	Not Permitted	Flash Error Reset	Flash Error Reset
Read, Write or Erase Reserved Area	Not Permitted	Flash Error Reset	Flash Error Reset

Table 10.2. Flash Security Summary

C2 Device Erase - Erases all Flash pages including the page containing the Lock Byte.

Flash Error Reset - Not permitted; Causes Flash Error Device Reset (FERROR bit in RSTSRC is '1' after reset).

- All prohibited operations that are performed via the C2 interface are ignored (do not cause device reset).

- Locking any Flash page also locks the page containing the Lock Byte.

- Once written to, the Lock Byte cannot be modified except by performing a C2 Device Erase.

- If user code writes to the Lock Byte, the Lock does not take effect until the next device reset.



10.4. Flash Write and Erase Guidelines

Any system which contains routines which write or erase Flash memory from software involves some risk that the write or erase routines will execute unintentionally if the CPU is operating outside its specified operating range of V_{DD} , system clock frequency, or temperature. This accidental execution of Flash modi-fying code can result in alteration of Flash memory contents causing a system failure that is only recoverable by re-Flashing the code in the device.

The following guidelines are recommended for any system that contains routines which write or erase Flash from code.

10.4.1. V_{DD} Maintenance and the V_{DD} Monitor

- 1. If the system power supply is subject to voltage or current "spikes," add sufficient transient protection devices to the power supply to ensure that the supply voltages listed in the Absolute Maximum Ratings table are not exceeded.
- 2. Make certain that the minimum V_{DD} rise time specification of 1 ms is met. If the system cannot meet this rise time specification, then add an external V_{DD} brownout circuit to the RST pin of the device that holds the device in reset until V_{DD} reaches 2.7 V and re-asserts RST if V_{DD} drops below 2.7 V.
- 3. Enable the on-chip V_{DD} monitor and enable the V_{DD} monitor as a reset source as early in code as possible. This should be the first set of instructions executed after the Reset Vector. For 'C'-based systems, this will involve modifying the startup code added by the 'C' compiler. See your compiler documentation for more details. Make certain that there are no delays in software between enabling the V_{DD} monitor and enabling the V_{DD} monitor as a reset source. Code examples showing this can be found in "AN201: Writing to Flash from Firmware", available from the Silicon Laboratories web site.
- 4. As an added precaution, explicitly enable the V_{DD} monitor and enable the V_{DD} monitor as a reset source inside the functions that write and erase Flash memory. The V_{DD} monitor enable instructions should be placed just after the instruction to set PSWE to a '1', but before the Flash write or erase operation instruction.
- Make certain that all writes to the RSTSRC (Reset Sources) register use direct assignment operators and explicitly DO NOT use the bit-wise operators (such as AND or OR). For example, "RSTSRC = 0x02" is correct. "RSTSRC |= 0x02" is incorrect.
- 6. Make certain that all writes to the RSTSRC register explicitly set the PORSF bit to a '1'. Areas to check are initialization code which enables other reset sources, such as the Missing Clock Detector or Comparator, for example, and instructions which force a Software Reset. A global search on "RSTSRC" can quickly verify this.

10.4.2. PSWE Maintenance

- 7. Reduce the number of places in code where the PSWE bit (b0 in PSCTL) is set to a '1'. There should be exactly one routine in code that sets PSWE to a '1' to write Flash bytes and one routine in code that sets PSWE and PSEE both to a '1' to erase Flash pages.
- 8. Minimize the number of variable accesses while PSWE is set to a '1'. Handle pointer address updates and loop variable maintenance outside the "PSWE = 1; ... PSWE = 0;" area. Code examples showing this can be found in AN201, "Writing to Flash from Firmware", available from the Silicon Laboratories web site.
- 9. Disable interrupts prior to setting PSWE to a '1' and leave them disabled until after PSWE has been reset to '0'. Any interrupts posted during the Flash write or erase operation will be serviced in priority order after the Flash operation has been completed and interrupts have been re-enabled by software.



- 10. Make certain that the Flash write and erase pointer variables are not located in XRAM. See your compiler documentation for instructions regarding how to explicitly locate variables in different memory areas.
- 11. Add address bounds checking to the routines that write or erase Flash memory to ensure that a routine called with an illegal address does not result in modification of the Flash.

10.4.3. System Clock

- 12. If operating from an external crystal, be advised that crystal performance is susceptible to electrical interference and is sensitive to layout and to changes in temperature. If the system is operating in an electrically noisy environment, use the internal oscillator or use an external CMOS clock.
- 13. If operating from the external oscillator, switch to the internal oscillator during Flash write or erase operations. The external oscillator can continue to run, and the CPU can switch back to the external oscillator after the Flash operation has completed.

Additional Flash recommendations and example code can be found in AN201, "Writing to Flash from Firm-ware", available from the Silicon Laboratories web site.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	PSEE	PSWE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x8F
Bits7–2: Bit1: Bit0:	UNUSED: R PSEE: Progr Setting this b to be erased Flash memo tion addresse 0: Flash prog 1: Flash prog PSWE: Prog Setting this b write instruct 0: Writes to F 1: Writes to F memory.	am Store E bit (in combi- . If this bit is ry using the ed by the N gram memo- gram memo- gram Store N bit allows we tion. The Fla Flash program	rase Enabl ination with s logic 1 an MOVX inst IOVX instru- ory erasure Write Enabl riting a byte ash locatior am memory	e PSWE) allo d Flash writ truction will action. The v disabled. enabled. e of data to t n should be v disabled.	ws an entir es are enat erase the e alue of the he Flash pr erased befo	oled (PSWE entire page data byte w ogram men ore writing o	is logic 1) that contair vritten does nory using data.	, a write to ns the loca- s not matter. the MOVX

SFR Definition 10.1. PSCTL: Program Store R/W Control



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xB7
Bits7–0:	FLKEY: Flas Write: This register remains lock timing of the must be writt system reset codes have I Read: When read, 00: Flash is 10: Flash is 11: Flash writ	must be wi ted until this writes does ten for each t if the wron been writter bits 1-0 indi write/erase key code h unlocked (w	ritten to befa s register is not matter, Flash write g codes are n correctly. cate the cu locked. as been wrivrites/erase	ore Flash w written to w , as long as e or erase o e written or rrent Flash itten (0xA5) s allowed).	ith the follov the codes a peration. Fl if a Flash op lock state.	wing key co re written ir ash will be	odes: 0xA5, order. The locked unti	0xF1. The key codes I the next

SFR Definition 10.3. FLSCL: Flash Scale

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
FOSE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	10000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xB6
Bits7: Bits6–0:	FOSE: Flash This bit enab sense amps cies below 1 0: Flash one 1: Flash one RESERVED	oles the Fla are enable 0 MHz, disa -shot disab -shot enabl	sh read one d for a full c abling the F led. ed.	lock cycle o lash one-sh	during Flash	reads. At s	system cloc	k frequen-



NOTES:



11. External RAM

The C8051F31x devices include 1024 bytes of RAM mapped into the external data memory space. All of these address locations may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using MOVX indirect addressing mode. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN as shown in SFR Definition 11.1). Note: the MOVX instruction is also used for writes to the Flash memory. See Section "10. Flash Memory" on page 111 for details. The MOVX instruction accesses XRAM by default.

For a 16-bit MOVX operation (@DPTR), the upper 6-bits of the 16-bit external data memory address word are "don't cares." As a result, the 1024 byte RAM is mapped modulo style over the entire 64 k external data memory address range. For example, the XRAM byte at address 0x0000 is shadowed at addresses 0x0400, 0x0800, 0x0C00, 0x1000, etc. This is a useful feature when performing a linear memory fill, as the address pointer doesn't have to be reset when reaching the RAM block boundary.

Bit7	Dito			R/W	R/W	R/W	R/W	Reset Value
Bit7	DHC					PG	SEL	0000000
	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	s: 0xAA
	he EMI0CN	l register p	elect. rovides the VX comma				•	

SFR Definition 11.1. EMI0CN: External Memory Interface Control



NOTES:



12. Oscillators

C8051F31x devices include a programmable internal oscillator and an external oscillator drive circuit. The internal oscillator can be enabled/disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 12.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or a scaled version of the internal oscillator. The internal oscillator's electrical specifications are given in Table 12.1 on page 123.





Figure 12.1. Oscillator Diagram


12.1. Programmable Internal Oscillator

All C8051F31x devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be programmed via the OSCICL register as defined by SFR Definition 12.1 OSCICL is factor calibrated to obtain a 24.5 MHz frequency.

Electrical specifications for the precision internal oscillator are given in Table 12.1 on page 123. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN. The divide value defaults to 8 following a reset.







SFR Definition 12.2. OSCICN: Internal Oscillator Control

	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
ΙΓ	IOSCEN	I IFRDY					IFCN1	IFCN0	11000000			
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
									0xB2			
E	Bit7: IOSCEN: Internal Oscillator Enable Bit.											
		0: Internal Oscillator Disabled.										
		1: Internal Oscillator Enabled.										
E	Bit6:	IFRDY: Internal Oscillator Frequency Ready Flag.										
		0: Internal O		•		•						
		1: Internal O		0 1	0	frequency.						
E	Bits5–2:	UNUSED. R	ead = 0000	b, Write = c	lon't care.							
E	Bits1–0:	IFCN1-0: Inte										
		00: SYSCLK	derived fro	m Internal	Oscillator di	vided by 8.						
		01: SYSCLK	derived fro	m Internal	Oscillator di	vided by 4.						
		10: SYSCLK	derived fro	m Internal	Oscillator di	vided by 2.						
		11: SYSCLK	derived fro	m Internal (Oscillator di	vided by 1.						
L												



SFR Definition 12.3. CLKSEL: Clock Select

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
Reserved	d Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CLKSL0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address			
								0xA9			
Bits7–1: Reserved. Read = 0000000b, Must Write = 0000000. Bit0: CLKSL0: System Clock Source Select Bit. 0: SYSCLK derived from the Internal Oscillator, and scales per the IFCN bits in register OSCICN.											

Table 12.1. Internal Oscillator Electrical Characteristics

 V_{DD} = 2.7 to 3.6 V; –40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Internal Oscillator Frequency		24	24.5	25	MHz
Internal Oscillator Supply Current (from V _{DD})	OSCICN.7 = 1	_	450	1000	μA



12.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 12.1. A 10 M Ω resistor also must be wired across the XTAL2 and XTAL1 pins for the crystal/resonator configuration. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 pin as shown in Option 2, 3, or 4 of Figure 12.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 12.4).

Important Note on External Oscillator Usage: Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in crystal/resonator mode, Port pins P0.2 and P0.3 are used as XTAL1 and XTAL2 respectively. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.3 is used as XTAL2. The Port I/O Crossbar should be configured to skip the Port pins used by the oscillator circuit; see Section "13.1. Priority Crossbar Decoder" on page 131 for Crossbar configuration. Additionally, when using the external oscillator circuit in crystal/resonator, capacitor, or RC mode, the associated Port pins should be configured as a analog inputs. In CMOS clock mode, the associated pin should be configured as a digital input. See Section "13.2. Port I/O Initialization" on page 133 for details on Port input mode selection.

12.3. System Clock Selection

The CLKSL0 bit in register CLKSEL selects which oscillator is used as the system clock. CLKSL0 must be set to '1' for the system clock to run from the external oscillator; however the external oscillator may still clock certain peripherals (timers, PCA) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal and external oscillator, so long as the selected oscillator is enabled and has settled. The internal oscillator requires little start-up time and may be selected as the system clock immediately following the OSCICN write that enables the internal oscillator. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use as the system clock. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. **To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD.** RC and C modes typically require no startup time.



SFR Definition 12.4. OSCXCN: External Oscillator Control

_				_								
R	R/W	R/W	R/W	R	R/W	R/W	R/W	Reset Value				
XTLVLD		XOSCMD1			XFCN2	XFCN1		00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
								0xB1				
Di+7.			vr Volid Elog									
Bit7:	XTLVLD: Cry	vhen XOSCM	-									
	· ·		used or not ye	et stable	1							
			ning and stal		· ·							
Bits6-4:	XOSCMD2-0											
	00x: Externa											
	010: External CMOS Clock Mode.											
	011: Externa	I CMOS Cloo	k Mode with	divide b	y 2 stage.							
		cillator Mode.										
	•	or Oscillator										
		Oscillator Mo										
D'IO			de with divide		tage.							
Bit3:			Vrite = don't c		ol Dito							
Bits2–0:	000-111: See		ator Frequen	Cy Cont	OI DIIS.							
	XFCN	,	SCMD = 11x) RC	(XOSCMD	-	C (XOSCM	,				
	000		32 kHz		f ≤ 25 kH:		K Factor					
	001		∶f ≤ 84 kHz		$kHz < f \le 5$		K Factor					
	010		f ≤ 225 kHz		$kHz < f \le 10$		K Factor					
	011		f ≤ 590 kHz		$kHz < f \le 2$		K Factor					
	100		f ≤ 1.5 MHz		$kHz < f \le 4$		K Factor					
	101		< f ≤ 4 MHz		$kHz < f \le 8$		K Factor					
	110		f ≤ 10 MHz		$kHz < f \le 1$		K Factor					
	111	10 MHz <	: f ≤ 30 MHz	1.6	$MHz < f \le 3.$.2 MHz	K Factor :	= 1590				
CRYSTA	L MODE (Circ	cuit from Figu	ire 12.1, Opti	on 1: X0	DSCMD = 1	1x)						
	•	-	atch crystal f			,						
			-		-							
RC MOD	E (Circuit fron											
	Choose XFC	N value to m	atch frequen	cy range	e:							
	$f = 1.23(10^3)$	/ (R x C) , wi	nere									
	f = frequency		ЛНz									
	•	r value in pF										
	R = Pullup re	esistor value	in kΩ									
	(Circuit from	Eiguro 40.4	Option 2: VO		- 10v)							
	(Circuit from	•	the oscillatio		,	4.						
	f = KF / (C x			nneque		J.						
	f = frequency											
			TAL2 pin in p	F								
	$V_{DD} = Powe$			•								
ļ												



12.4. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 12.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in SFR Definition 12.4. For example, an 11.0592 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is first enabled, the oscillator amplitude detection circuit requires a settling time to achieve proper bias. Introducing a delay of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

- Step 1. Force the XTAL1 and XTAL2 pins low by writing 0s to the port latch.
- Step 2. Configure XTAL1 and XTAL2 as analog inputs.
- Step 3. Enable the external oscillator.
- Step 4. Wait at least 1 ms.
- Step 5. Poll for XTLVLD => '1'.
- Step 6. Switch the system clock to the external oscillator.

Note: Tuning-fork crystals may require additional settling time before XTLVLD returns a valid result.

The capacitors shown in the external crystal configuration provide the load capacitance required by the crystal for correct oscillation. These capacitors are "in series" as seen by the crystal and "in parallel" with the stray capacitance of the XTAL1 and XTAL2 pins.

Note: The load capacitance depends upon the crystal and the manufacturer. Please refer to the crystal data sheet when completing these calculations.

For example, a tuning-fork crystal of 32.768 kHz with a recommended load capacitance of 12.5 pF should use the configuration shown in Figure 12.1, Option 1. The total value of the capacitors and the stray capacitance of the XTAL pins should equal 25 pF. With a stray capacitance of 3 pF per pin, the 22 pF capacitors yield an equivalent capacitance of 12.5 pF across the crystal, as shown in Figure 12.2.




Figure 12.2. 32.768 kHz External Crystal Example

Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.



12.5. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 12.1, Option 2. The capacitor should be no greater than 100 pF; however, for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required E xternal Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the R C network value to prod uce the des ired frequency of os cillation. If the frequency desired is 100 kHz, let R = 246 k Ω and C = 50 pF:

 $f = 1.23(10^3) / RC = 1.23(10^3) / [246 \times 50] = 0.1 MHz = 100 kHz$

Referring to the table in SFR Definition 12.4, the required XFCN setting is 010b.

12.6. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 12.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume $V_{DD} = 3.0$ V and C = 50 pF:

$$\label{eq:f} \begin{split} f &= \mathsf{KF} \mbox{/} (\mbox{ C x V}_{\mathsf{DD}} \mbox{)} = \mathsf{KF} \mbox{/} (\mbox{ 50 x 3 }) \mbox{ MHz} \\ f &= \mathsf{KF} \mbox{/} \mbox{ 150 MHz} \end{split}$$

If a frequency of roughly 150 kHz is desired, select the K Factor from the table in SFR Definition 12.4 as KF = 22:

f = 22 / 150 = 0.146 MHz, or 146 kHz

Therefore, the XFCN value to use in this example is 011b.



NOTES:



13. Port Input/Output

Digital and analog resources are available through 29 I/O pins (C8051F310/2/4), or 25 I/O pins (C8051F311/3/5), or 21 I/O pins (C8051F316/7). Port pins are organized as three byte-wide Ports and one 5-bit-wide (C8051F310/2/4) or 1-bit-wide (C8051F311/3/5) Port. In the C8051F316/7, the port pins are organized as one byte-wide Port, two 6-bit-wide Ports and one 1-bit-wide Port. Each of the Port pins can be defined as general-purpose I/O (GPIO) or analog input; Port pins P0.0-P2.3 can be assigned to one of the internal digital resources as shown in Figure 13.3. The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. The state of a Port I/O pin can always be read in the corresponding Port latch, regardless of the Crossbar settings.

The Crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder (Figure 13.3 and Figure 13.4). The registers XBR0 and XBR1, defined in SFR Definition 13.1 and SFR Definition 13.2, are used to select internal digital functions.

All Port I/Os are 5 V tolerant (refer to Figure 13.2 for the Port cell circuit). The Port I/O cells are configured as either push-pull or open-drain in the Port Output Mode registers (PnMDOUT, where n = 0,1,2,3). Complete Electrical Specifications for Port I/O are given in Table 13.1 on page 143.




Figure 13.1. Port I/O Functional Block Diagram







Figure 13.2. Port I/O Cell Block Diagram



13.1. Priority Crossbar Decoder

The Priority Crossbar Decoder (Figure 13.3) assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which is always at pins 4 and 5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. Additionally, the Crossbar will skip Port pins whose associated bits in the PnSKIP registers are set. The PnSKIP registers allow software to skip Port pins that are to be used for analog input, dedicated functions, or GPIO.

Important Note on Crossbar Configuration: If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding PnSKIP bit should be set. This applies to P0.0 if VREF is used, P0.3 and/or P0.2 if the external oscillator circuit is enabled, P0.6 if the ADC is configured to use the external conversion start signal (CNVSTR), and any selected ADC or Comparator inputs. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 13.3 shows the Crossbar Decoder priority with no Port pins skipped (P0SKIP, P1SKIP, P2SKIP = 0x00); Figure 13.4 shows the Crossbar Decoder priority with the XTAL1 (P0.2) and XTAL2 (P0.3) pins skipped (P0SKIP = 0x0C to skip P0.2 and P0.3 for XTAL use).




*Note: NSS is only pinned out in 4-wire SPI mode.

Note: P1.6,P1.7,P2.6,P2.7 only available on the C8051F310/1/2/3/4/5; P1SKIP[7:6] should always be set to 11b for the C8051F316/7 devices.

Figure 13.3. Crossbar Priority Decoder with No Pins Skipped





Port pin potentially available to peripheral

Signals Special Function Signals are not assigned by the Crossbar. When these signals are enabled, the Crossbar must be manually configured to skip their corresponding port pins.

*Note: NSS is only pinned out in 4-wire SPI mode.

Note: P1.6,P1.7,P2.6,P2.7 only available on the C8051F310/1/2/3/4/5; P1SKIP[7:6] should always be set to 11b for the C8051F316/7 devices.

Figure 13.4. Crossbar Priority Decoder with Crystal Pins Skipped

Registers XBR0 and XBR1 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when the UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.4; UART RX0 is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned.

Important Note: The SPI can be operated in either 3-wire or 4-wire modes, pending the state of the NSSMD1-NSSMD0 bits in register SPI0CN. According to the SPI mode, the NSS signal may or may not be routed to a Port pin.



13.2. Port I/O Initialization

Port I/O initialization consists of the following steps:

- Step 1. Select the input mode (analog or digital) for all Port pins, using the Port Input Mode register (PnMDIN).
- Step 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port Output Mode register (PnMDOUT).
- Step 3. Select any pins to be skipped by the I/O Crossbar using the Port Skip registers (PnSKIP).
- Step 4. Assign Port pins to desired peripherals.
- Step 5. Enable the Crossbar (XBARE = (1')).

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog inputs. When a pin is configured as an analog input, its weak pullup, digital driver, and digital receiver are disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however this practice is not recommended.

Additionally, all analog input pins should be configured to be skipped by the Crossbar (accomplished by setting the associated bits in PnSKIP). Port input mode is set in the PnMDIN register, where a '1' indicates a digital input, and a '0' indicates an analog input. All pins default to digital inputs on reset. See SFR Definition 13.4 for the PnMDIN register details.

The output driver characteristics of the I/O pins are defined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the PnMDOUT settings. When the WEAKPUD bit in XBR1 is '0', a weak pullup is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pullup is turned off on an output that is driving a '0' to avoid unnecessary power dissipation.

Registers XBR0 and XBR1 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR1 to '1' enables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard Port I/O (in input mode), regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table; as an alternative, the Configuration Wizard utility of the Silicon Labs IDE software will determine the Port I/O pin-assignments based on the XBRn Register settings.

The Crossbar must be enabled to use Port pins as standard Port I/O in output mode. Port output drivers are disabled while the Crossbar is disabled.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
CP1AE	CP1E	CP0AE	CP0E	SYSCKE	SMB0E	SPI0E	URT0E	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
								0xE1			
Bit7:	CP1AE: Comparator1 Asynchronous Output Enable										
	0: Asynchro										
	1: Asynchro										
Bit6:	CP1E: Com		•	e							
	0: CP1 unav										
	1: CP1 route										
Bit5:	CP0AE: Cor				nable						
	0: Asynchro										
	1: Asynchro										
Bit4:	CP0E: Com			e							
	0: CP0 unav		•								
	1: CP0 route										
Bit3:	SYSCKE: /S										
	0: /SYSCLK										
	1: /SYSCLK	•		oin.							
Bit2:	SMB0E: SM										
	0: SMBus I/0			oins.							
	1: SMBus I/		Port pins.								
Bit1:	SPI0E: SPI										
	0: SPI I/O ur										
Dito	1: SPI I/O ro		•								
Bit0:	URTOE: UAI										
	0: UART I/O										
	1: UART TX	U, RXU rout	ed to Port	oins P0.4 an	d P0.5.						

SFR Definition 13.1. XBR0: Port I/O Crossbar Register 0



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKP	JD XBARE	T1E	T0E	ECIE		PCA0ME		00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE2
Bit7:	WEAKPUD: F	Port I/O We	ak Pullup D	isable.				
	0: Weak Pullu	ips enabled	l (except fo	r Ports whos	e I/O are	configured a	s analog	input).
	1: Weak Pullu	ips disabled	J.					
Bit6:	XBARE: Cros	sbar Enabl	e.					
	0: Crossbar d	isabled.						
	1: Crossbar e	nabled.						
Bit5:	T1E: T1 Enab	ble						
	0: T1 unavaila		pin.					
	1: T1 routed t							
Bit4:	T0E: T0 Enab							
	0: T0 unavaila		pin.					
	1: T0 routed t							
Bit3:	ECIE: PCA0		•	Enable				
	0: ECI unavai		•					
	1: ECI routed							
Bits2–0:	PCA0ME: PC							
	000: All PCA			pins.				
	001: CEX0 ro		•	-				
	010: CEX0, C							
	011: CEX0, C							
	100: CEX0, C					-		
	101: CEX0, C		2. UEX3. U	= A4 routed t	υ Ροπιδίη	S.		

13.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Ports3-0 are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SET, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.



R/W P0.7	R/W P0.6	R/W P0.5	R/W P0.4	R/W P0.3	R/W P0.2	R/W P0.1	R/W P0.0	Reset Value			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1 (bit					
V (1 F F ((P0.[7:0] Write - Outpu D: Logic Low I: Logic High Read - Alway Din when cor D: P0.n pin is I: P0.n pin is	o Output. n Output (hi ys reads '1' nfigured as s logic low.	gh impedar if selected digital input	nce if corres as analog i	ponding PC)MDOUT.n l		reads Port			

SFR Definition 13.3. P0: Port0

SFR Definition 13.4. P0MDIN: Port0 Input Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xF1
Bits7–0:	Analog Input Port pins con receiver disa 0: Correspon 1: Correspon	ifigured as bled. ding P0.n	analog inpu pin is config	its have the jured as an	ir weak pull analog inpu	up, digital d ut.	lriver, and	digital



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000			
Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: 0xA4										
 Bits7–0: Output Configuration Bits for P0.7–P0.0 (respectively): ignored if corresponding bit in register P0MDIN is logic 0. 0: Corresponding P0.n Output is open-drain. 1: Corresponding P0.n Output is push-pull. 											
Note:	When SDA and SCL appear on any of the Port I/O, each are open-drain regardless of the value of P0MDOUT.										

SFR Definition 13.6. P0SKIP: Port0 Skip

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: 0xD4											
- (P0SKIP[7:0]: These bits se og inputs (fo ator circuit, (2: Correspor 1: Correspor	elect Port p or ADC or C CNVSTR in nding P0.n p	ins to be sk omparator) put) should pin is not sk	ipped by the or used as be skipped ipped by the	e Crossbar special fund by the Cro e Crossbar.	ctions (VRE ssbar.		sed as ana- xternal oscil-				



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
	(bit addressable) 0x90									
Bits7–0:	P1.[7:0] Write - Outpu 0: Logic Low 1: Logic High Read - Alway pin when cor 0: P1.n pin is 1: P1.n pin is	Output. Output (hi /s reads '1' figured as logic low.	igh impedar if selected digital input	nce if corres as analog i	ponding P1	IMDOUT.n	,	reads Port		
Note:	Only P1.0–P1	5 are assoc	iated with Po	ort pins on the	e C8051F316	6/7 devices.				


SFR Definition 13.7. P1: Port1

SFR Definition 13.8. P1MDIN: Port1 Input Mode


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address 0xF2										
 Bits7–0: Analog Input Configuration Bits for P1.7-P1.0 (respectively). Port pins configured as analog inputs have their weak pullup, digital driver, and digital receiver disabled. 0: Corresponding P1.n pin is configured as an analog input. 1: Corresponding P1.n pin is not configured as an analog input. 											
Note:	Only P1.0–P1.5 are associated with Port pins on the C8051F316/7 devices.										



SFR Definition 13.9. P1MDOUT: Port1 Output Mode



SFR Definition 13.10. P1SKIP: Port1 Skip





R/W P2.7	R/W P2.6	R/W P2.5	R/W P2.4	R/W P2.3	R/W P2.2	R/W P2.1	R/W P2.0	Reset Value 11111111			
Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: (bit addressable) 0xA0										
 Bits7–0: P2.[7:0] Write - Output appears on I/O pins per Crossbar Registers. 0: Logic Low Output. 1: Logic High Output (high impedance if corresponding P2MDOUT.n bit = 0). Read - Always reads '1' if selected as analog input in register P2MDIN. Directly reads Port pin when configured as digital input. 0: P2.n pin is logic low. 1: P2.n pin is logic high. 											
Note:	Only P2.0–P2	.5 are assoc	iated with Pc	ort pins on the	e C8051F316	6/7 devices.					

SFR Definition 13.11. P2: Port2

SFR Definition 13.12. P2MDIN: Port2 Input Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
								11111111	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0xF3	
 Bits7–0: Analog Input Configuration Bits for P2.7–P2.0 (respectively). Port pins configured as analog inputs have their weak pullup, digital driver, and digital receiver disabled. 0: Corresponding P2.n pin is configured as an analog input. 1: Corresponding P2.n pin is not configured as an analog input. 									
	receiver disa 0: Correspor	nfigured as abled. nding P2.n	analog inpu pin is config	uts have the gured as an	analog inpu	up, digital o it.	driver, and	digital	
Note:	receiver disa 0: Correspor	nfigured as abled. nding P2.n nding P2.n	analog inpu pin is config pin is not co	uts have the gured as an onfigured as	analog inpus analog inpus an analog	up, digital o it. input.	driver, and	digital	



SFR Definition 13.13. P2MDOUT: Port2 Output Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000		
Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0							SFR Address: 0xA6		
 Bits7–0: Output Configuration Bits for P2.7–P2.0 (respectively): ignored if corresponding bit in register P2MDIN is logic 0. 0: Corresponding P2.n Output is open-drain. 1: Corresponding P2.n Output is push-pull. 										
Note:	Only P2.0–P2	.5 are assoc	iated with Po	ort pins on the	e C8051F316	6/7 devices.				

SFR Definition 13.14. P2SKIP: Port2 Skip

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-					00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xD6
	lator circuit, 0: Correspor	elect Port p or ADC or C CNVSTR ir nding P2.n	pins to be sk Comparator) nput) should pin is not sk	tipped by th or used as l be skipped tipped by th	e Crossbar special fun by the Cro e Crossbar	ctions (VRE ssbar.		sed as ana- external oscil-
			pin is skippe	ed by the C	rossbar.			



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	11111111				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
						(bit	(bit addressable) 0xB0					
Bits7–0:												
Note:	Only P3.0–P3 Port pin on C8			•	051F310/2/4	devices; On	ly P3.0 is ass	sociated with a				

SFR Definition 13.16. P3MDIN: Port3 Input Mode

R/W	R/W -	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF4		
 Bits7–5: UNUSED. Read = 000b; Write = don't care. Bits4–0: Input Configuration Bits for P3.4–P3.0 (respectively). Port pins configured as analog inputs have their weak pullup, digital driver, and digital receiver disabled. 0: Corresponding P3.n pin is configured as an analog input. 1: Corresponding P3.n pin is not configured as an analog input. 										
Note:	Only P3.0–P3 Port pin on C8			•	051F310/2/4	devices; Or	lly P3.0 is as	ssociated with a		



SFR Definition 13.17. P3MDOUT: Port3 Output Mode

R/W	R/W	R/W -	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xA7						
Bits7–5 Bits4–0	 -5: UNUSED. Read = 000b; Write - don't care. -0: Output Configuration Bits for P3.4–P3.0 (respectively): ignored if corresponding bit in register P3MDIN is logic 0. 0: Corresponding P3.n Output is open-drain. 1: Corresponding P3.n Output is push-pull. 													
Note:	,	Only P3.0–P3.4 are associated with Port pins on C8051F310/2/4 devices; Only P3.0 is associated with a Port pin on C8051F311/3/5/6/7 devices.												

Table 13.1. Port I/O DC Electrical Characteristics

 V_{DD} = 2.7 to 3.6 V, -40 to +85 °C unless otherwise specified

Parameters	Conditions	Min	Тур	Max	Units
	I _{OH} = −3 mA, Port I/O push-pull	V _{DD} – 0.7	—	_	
Output High Voltage	$I_{OH} = -10 \ \mu A$, Port I/O push-pull	V _{DD} – 0.1	—	—	V
	I _{OH} = –10 mA, Port I/O push-pull	—	$V_{DD} - 0.8$		
	I _{OL} = 8.5 mA		—	0.6	
Output Low Voltage	I _{OL} = 10 μΑ	—	—	0.1	V
	I _{OL} = 25 mA	—	1.0	—	
Input High Voltage		2.0	—		V
Input Low Voltage		—	—	0.8	V
Input Leakage Current	Weak Pullup Off	—	—	±1	
Input Leakage Current	Weak Pullup On, V _{IN} = 0 V	—	25	40	μA



NOTES:



14. SMBus

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I2C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/10th of the system clock as a master or slave (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. Three SFRs are associated with the SMBus: SMB0CF configures the SMBus; SMB0CN controls the status of the SMBus; and SMB0DAT is the data register, used for both transmitting and receiving SMBus data and slave addresses.




Figure 14.1. SMBus Block Diagram



14.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- The I2C-Bus and How to Use It (including specifications), Philips Semiconductor.
- The I2C-Bus Specification—Version 2.0, Philips Semiconductor.
- System Management Bus Specification—Version 1.1, SBS Implementers Forum.

14.2. SMBus Configuration

Figure 14.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.




Figure 14.2. Typical SMBus Configuration

14.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 14.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.



The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 14.3 illustrates a typical SMBus transaction.




Figure 14.3. SMBus Transaction

14.3.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "14.3.4. SCL High (SMBus Free) Timeout" on page 148). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning ma ster continues it s transmission without interruption; the losing master becomes a sla ve and receives the rest of the transfer if add ressed. This arbitration scheme is no n-destructive: one device always wins, and no data is lost.



14.3.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

14.3.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.

14.3.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 µs, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.



14.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. When transmitting, this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data, this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See Section "14.5. SMBus Transfer Modes" on page 157 for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in Section "14.4.2. SMB0CN Control Register" on page 153; Table 14.4 provides a quick SMB0CN decoding reference.

SMBus configuration options include:

- Timeout detection (SCL Low Timeout and/or Bus Free Timeout)
- SDA setup and hold time extensions
- Slave event enable/disable
- Clock source selection

These options are selected in the SMB0CF register, as described in **Section "14.4.1. SMBus Configura**tion Register" on page 150.



14.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

SMBCS1	SMBCS0	SMBus Clock Source				
0	0	Timer 0 Overflow				
0	1	Timer 1 Overflow				
1	0	Timer 2 High Byte Overflow				
1	1	Timer 2 Low Byte Overflow				

Table 14.1.	SMBus	Clock	Source	Selection
	on Dao	01001	000100	0010011011

The SMBCS1-0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 14.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "17. Timers" on page 187.

Equation 14.1. Minimum SCL High and Low Times

$$T_{HighMin} == T_{LowMin} \qquad \frac{1}{f_{Cloc \, kSourc \, eOve \, rfl \, ow}}$$

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 14.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 14.2.

Equation 14.2. Typical SMBus Bit Rate

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$



Figure 14.4 shows the typical SCL generation described by Equation 14.2. Notice that T_{HIGH} is typically twice as large as T_{LOW} . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 14.1.




Figure 14.4. Typical SMBus SCL Generation

Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 14.2 shows the minimum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

EXTHOLD	Minimum SDA Setup Time	Minimum SDA Hold Time					
	T _{low} – 4 system clocks						
0	OR	3 system clocks					
	1 system clock + s/w delay*						
1	11 system clocks	12 system clocks					
*Note: Setup Time for ACK bit transmissions and the MSB of all data transfers. The s/w delay occurs between the time SMB0DAT or ACK is written and when SI is cleared. Note that if SI is cleared in the same write that defines the outgoing ACK value, s/w delay is zero.							

Table 14.2. Minimum SDA Setup and Hold Times

With the SMBTOE bit set, Timer 3 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see Section "14.3.3. SCL Low Timeout" on page 148). The SMBus interface will force Timer 3 to reload while SCL is high, and allow Timer 3 to count when SCL is low. The Timer 3 interrupt service routine should be used to reset SMBus communication by disabling and re-enabling the SMBus.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see Figure 14.4). When a Free Timeout is detected, the interface will respond as if a STOP was detected (an interrupt will be generated, and STO will be set).



SFR Definition 14.1.	SMB0CF: SMBus Clock/Configuration	

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W Re	eset Value					
ENSME	3 INH	BUSY	EXTHOLD	SMBTOE	SMBFTE	SMBCS1	SMBCS0 00	000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit1 Bit0						
	SFR Address: 0xC1												
Bit7:	ENSMB: SMBus Enable.												
	This bit enables/disables the SMBus interface. When enabled, the interface constantly mon-												
	itors the SDA and SCL pins.												
	0: SMBus in												
Dire	1: SMBus in												
Bit6:	INH: SMBus												
							upt when slave						
	not affected.		emoves the	SIVIBUS SIA	ve from the	bus. Maste	er Mode interrup	ots are					
	0: SMBus S		anablad										
	1: SMBus S												
Bit5:	BUSY: SMB												
Dito.				e when a tra	ansfer is in	proaress. It	is cleared to lo	oaic O					
	when a STC					1 0		0					
Bit4:	EXTHOLD:	SMBus Set	up and Hole	d Time Exte	nsion Enab	le.							
	This bit cont					to Table 14	.2.						
	0: SDA Exte												
	1: SDA Exte												
Bit3:	SMBTOE: S												
							us forces Timer						
							low. If Timer 3						
							held in reload						
	Timer 3 inter						25 ms, and the	e					
Bit2:	SMBFTE: S	•				munication	•						
DILZ.						ee if SCL ar	nd SDA remain	hiah for					
	more than 1		-					ingii ioi					
Bits1-0:	SMBCS1-SI				ection.								
						sed to gene	rate the SMBus	s bit					
	rate. The se												
	SMD004	CMD CCC		Bue Cleate	Course								
	SMBCS1	SMBCS0		Bus Clock Timer 0 Ove									
	0	0		Timer 0 Ove Timer 1 Ove									
	1	0		2 High Byte									
	1	0		2 Fligh Byte									
			Timer	Z LOW DYIE	- Overnow								



14.4.2. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see SFR Definition 14.2). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER and TXMODE indicate the master/slave state and transmit/receive modes, respectively.

STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a '1' to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a '1' to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 14.3 for more details.

Important Note About the SI Bit: The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

Table 14.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 14.4 for SMBus status decoding using the SMB0CN register.



R	R R/W	R/W	R	R	R/W	R/W	Reset Value					
MASTE	R TXMODE STA	STO	ACKRQ	ARBLOST	ACK	SI	00000000					
Bit7	Bit6 Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable					
					\$	SFR Address	s: 0xC0					
Bit7:	MASTER: SMBus Ma											
	This read-only bit indicates when the SMBus is operating as a master.											
	0: SMBus operating i											
D:+0.	1: SMBus operating i											
Bit6:	TXMODE: SMBus Tra			, io operating	an a tran	omittor						
	This read-only bit ind 0: SMBus in Receive			s is operating	as a trans	smiller.						
	1: SMBus in Transmi											
Bit5:	STA: SMBus Start Fla											
Dito.	Write:	vg.										
	0: No Start generated	l.										
	1: When operating as		a START co	ndition is tran	smitted if	the bus is	free (If the bus					
	is not free, the STAR											
	STA is set by softwar	e as an act	ive Master,	a repeated S	TART will	be genera	ted after the					
	next ACK cycle.											
	Read:											
	0: No Start or repeated Start detected.											
D:44	1: Start or repeated S		ed.									
Bit4:	STO: SMBus Stop Fla Write:	ag.										
		, is transmi	ttod									
		: No STOP condition is transmitted. : Setting STO to logic 1 causes a STOP condition to be transmitted after the next ACK										
	cycle. When the STO											
	and STO are set, a S											
	Read:	ad:										
	0: No Stop condition detected.											
	1: Stop condition dete) or pending (if in Maste	er Mode).						
Bit3:	ACKRQ: SMBus Ack	-	•									
		This read-only bit is set to logic 1 when the SMBus has received a byte and needs the ACK										
D:40.	bit to be written with t		•									
Bit2:	ARBLOST: SMBus A This read-only bit is s				arbitration	while on	orating as a					
	transmitter. A lost arb						erating as a					
Bit1:	ACK: SMBus Acknow											
				records inco	mina ACK	levels. It	should be writ-					
		This bit defines the out-going ACK level and records incoming ACK levels. It should be written each time a byte is received (when ACKRQ=1), or read after each byte is transmitted.										
		ot acknowledge" has been received (if in Transmitter Mode) OR will be transmitted (if										
	in Receiver Mode).											
	1: An "acknowledge" has been received (if in Transmitter Mode) OR will be transmitted (if in											
	Receiver Mode).											
Bit0:	SI: SMBus Interrupt F	•		P .		0						
	This bit is set by hard						be cleared by					
	software. While SI is	set, SCL IS	neia iow an	ia the SIVIBUS	is stalled.							



Bit	Set by Hardware When	Cleared by Hardware When
MASTER	• A START is generated.	 A STOP is generated.
MAGTER		 Arbitration is lost.
	START is generated.	 A START is detected.
TXMODE	 SMB0DAT is written before the start of an 	 Arbitration is lost.
TANODE	SMBus frame.	 SMB0DAT is not written before the
		start of an SMBus frame.
STA	 A START followed by an address byte is 	 Must be cleared by software.
514	received.	
	 A STOP is detected while addressed as a 	 A pending STOP is generated.
STO	slave.	
	 Arbitration is lost due to a detected STOP. 	
ACKRQ	 A byte has been received and an ACK 	 After each ACK cycle.
AORING	response value is needed.	
	• A repeated START is detected as a MASTER	 Each time SI is cleared.
	when STA is low (unwanted repeated START).	
ARBLOST	• SCL is sensed low while attempting to gener-	
/ III DECCI	ate a STOP or repeated START condition.	
	 SDA is sensed low while transmitting a '1' 	
	(excluding ACK bits).	
ACK	• The incoming ACK value is low (ACKNOWL-	• The incoming ACK value is high (NOT
, lon	EDGE).	ACKNOWLEDGE).
	 A START has been generated. 	 Must be cleared by software.
	Lost arbitration.	
	 A byte has been transmitted and an 	
SI	ACK/NACK received.	
	• A byte has been received.	
	• A START or repeated START followed by a	
	slave address + R/W has been received.	
	• A STOP has been received.	


Table 14.3. Sources for Hardware Changes to SMB0CN



14.4.3. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.



SFR Definition 14.3. SMB0DAT: SMBus Data



14.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames; however, note that the interrupt is generated before the ACK cycle when operating as a receiver, and after the ACK cycle when operating as a transmitter.

14.5.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 14.5 shows a typical Master Transmitter sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 14.5. Typical Master Transmitter Sequence



14.5.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 (READ). Serial data is then received from the slave on SDA while the SMBus outputs the serial clock. The slave transmits one or more bytes of serial data. After each byte is received, ACKRQ is set to '1' and an interrupt is generated. Software must write the ACK bit (SMB0CN.1) to define the outgoing acknowledge value (Note: writing a '1' to the ACK bit generates an ACK; writing a '0' generates a NACK). Software should write a '0' to the ACK bit after the last byte is received, to transmit a NACK. The interface exits Master Receiver Mode after the STO bit is set and a STOP is generated. Note that the interface will switch to Master Transmitter Mode if SMB0DAT is written while an active Master Receiver. Figure 14.6 shows a typical Master Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.




Figure 14.6. Typical Master Receiver Sequence



14.5.3. Slave Receiver Mode

Serial data is received on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode when a START followed by a slave address and direction bit (WRITE in this case) is received. Upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are received. Software must write the ACK bit after each received byte to ACK or NACK the received byte. The interface exits Slave Receiver Mode after receiving a STOP. Note that the interface will switch to Slave Transmitter Mode if SMB0DAT is written while an active Slave Receiver. Figure 14.7 shows a typical Slave Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.




Figure 14.7. Typical Slave Receiver Sequence



14.5.4. Slave Transmitter Mode

Serial data is transmitted on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. Upon entering Slave Transmitter Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until a START is detected. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters Slave Transmitter Mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written to before SI is cleared (Note: an error condition may be generated if SMB0DAT is written following a received NACK while in Slave Transmitter Mode). The interface exits Slave Transmitter Mode after receiving a STOP. Note that the interface will switch to Slave Receiver Mode if SMB0DAT is not written following a Slave Transmitter interrupt. Figure 14.8 shows a typical Slave Transmitter sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 14.8. Typical Slave Transmitter Sequence



14.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. In the table below, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. Note that the shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed but do not conform to the SMBus specification.

	Valu	es F	Read	ł				alue /ritte								
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STO	ACK							
	1110	0	0	Х	A master START was generated.	generated. SMB0DAT.		0	Х							
		_	_	_	A master data or address byte	Set STA to restart transfer.	1	0	Х							
tter		0	0	0	was transmitted; NACK received.	Abort transfer.		1	Х							
ansmit						Load next data byte into SMB0DAT.	0	0	х							
L _{rs}	1100					End transfer with STOP.	0	1	Х							
Master Transmitter	1100	0	0	1	1	1	1	1	1	1	1	A master data or address byte was transmitted; ACK	End transfer with STOP and start another transfer.	1	1	х
2					received.	Send repeated START.	1	0	Х							
						Switch to Master Receiver Mode (clear SI without writing new data to SMB0DAT).	0	0	x							
						Acknowledge received byte; Read SMB0DAT.	0	0	1							
						Send NACK to indicate last byte, and send STOP.	0	1	0							
iver						Send NACK to indicate last byte, and send STOP followed by START.	1	1	0							
Rece	1000	1	0	х	A master data byte was received; ACK requested.	Send ACK followed by repeated START.	1	0	1							
<mark>Master Receiver</mark>					received, Acit requested.	Send NACK to indicate last byte, and send repeated START.	1	0	0							
2						Send ACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1							
						Send NACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0							

Table 14.4. SMBus Status Decoding



	Valu	es F	Read	ł			-	alue /ritte	-
Mode	Status Vector	ACKRQ			Typical Response Options	STA	STO	ACK	
er		0	0	0	A slave byte was transmitted; NACK received.	NACK received. STOP condition).		0	Х
<mark>Transmitter</mark>	0100	0	0	1	A slave byte was transmitted; ACK received.	Load SMB0DAT with next data byte to transmit.	0	0	х
e Trar		0	1	х	Slave byte was transmitted; No action required (expecting master to end transfer).			0	Х
Slave	0101	0	х	x	A STOP was detected while an addressed Slave Transmit- ter.	No action required (transfer com- plete).	0	0	x
					A slave address was	Acknowledge received address.	0	0	1
		1	0	Х	received; ACK requested.	Do not acknowledge received address.	0	0	0
	0010					Acknowledge received address.	0	0	1
	0010	1	1	x	Lost arbitration as master; slave address received; ACK	Do not acknowledge received address.	0	0	0
					requested.	Reschedule failed transfer; do not acknowledge received address.	1	0	0
٦.	0010	0	1	х	Lost arbitration while attempt-	Abort failed transfer.	0	0	Х
eive	0010	U			ing a repeated START.	Reschedule failed transfer.	1	0	Х
e <mark>Receiver</mark>		1	1	х	Lost arbitration while attempt- ing a STOP.	No action required (transfer com- plete/aborted).	0	0	0
<mark>Slave</mark>	0001	0	0	х	A STOP was detected while an addressed slave receiver.	No action required (transfer com- plete).	0	0	Х
		0	1	х	Lost arbitration due to a	Abort transfer.	0	0	Х
		0		^	detected STOP.	Reschedule failed transfer.	1	0	Х
		1	0	x	A slave byte was received;	Acknowledge received byte; Read SMB0DAT.	0	0	1
	0000		0		ACK requested.	Do not acknowledge received byte.	0	0	0
		1	1	х		Abort failed transfer.	0	0	0
					ting a data byte as master.	Reschedule failed transfer.	1	0	0

Table 14.4.	SMBus	Status	Decodina	(Continued)
	Olinbus	Otatus	Decouning	(Commuca)




15. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in **Section "15.1. Enhanced Baud Rate Generation" on page 164**). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UARTO has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).








15.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 15.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a ST ART condition is de tected on the RX p in. This allows a receive to begin any time a START is detected, independent of the TX Timer state.





Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "17.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 189). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, the external oscillator clock / 8, or an external input T1. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 15.1.

Equation 15.1. UART0 Baud Rate

$$UartBaudRate = \frac{T1_{CLK}}{(256 - T1H)} \times \frac{1}{2}$$

Where $T1_{CLK}$ is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in **Section "17. Timers" on page 187.** A quick reference for typical baud rates and system clock frequencies is given in Table 15.1 through Table 15.6. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1.



15.2. Operational Modes

UART0 provides standard a synchronous, full du plex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown in Figure 15.3.




Figure 15.3. UART Interconnect Diagram

15.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.




Figure 15.4. 8-Bit UART Timing Diagram



15.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to '1'. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to '1'.




Figure 15.5. 9-Bit UART Timing Diagram



15.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).




Figure 15.6. UART Multi-Processor Mode Interconnect Diagram



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
SOMODE	Ξ	MCE0	REN0	TB80	RB80	TI0	RI0	0100000				
Bit7												
							SFR Address	s: 0x98				
Bit7:	SOMODE: S		•									
	This bit selects the UART0 Operation Mode. 0: 8-bit UART with Variable Baud Rate.											
D:40	1: 9-bit UAF											
Bit6: Bit5:	UNUSED. F											
BID:	MCE0: Mult	•				Oneration	Mada					
	The function SOMODE =		•		senal Port 0	Operation	wode.					
		ogic level o		•								
		•		•	it is logic lev	/ol 1						
	SOMODE =			•	•							
		ogic level o										
		•		•	erated only w	when the ni	nth hit is lo	odic 1				
Bit4:	REN0: Rec			apt lo gone				gio n				
2	This bit enables/disables the UART receiver.											
	0: UARTO r											
	1: UART0 r											
Bit3:	TB80: Ninth											
	The logic le	vel of this b	oit will be as	signed to t	he ninth trai	nsmission b	oit in 9-bit l	JART Mode. I				
	The logic level of this bit will be assigned to the ninth transmission bit in 9-bit UART Mode. It is not used in 8-bit UART Mode. Set or cleared by software as required.											
Bit2:	RB80: Ninth				2							
	RB80 is assigned the value of the STOP bit in Mode 0; it is assigned the value of the 9th											
	data bit in Mode 1.											
Bit1:	TI0: Transmit Interrupt Flag.											
	Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in 8-											
	bit UART Mode, or at the beginning of the STOP bit in 9-bit UART Mode). When the UART0											
	interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service											
	routine. This			manually by	y software.							
Bit0:	RI0: Receiv	•	•									
								t the STOP bi				
								uses the CPU				
		the UARTO) interrupt s	ervice rout	ine. This bit	must be cl	eared mar	nually by soft-				
	ware.											

SFR Definition 15.1. SCON0: Serial Port 0 Control



SFR Definition 15.2. SBUF0: Serial (UART0) Port Data Buffer

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
								00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_		
							SFR Address	: 0x99		
 Bits7–0: SBUF0[7:0]: Serial Data Buffer Bits 7–0 (MSB–LSB) This SFR accesses two registers; a transmit shift register and a receive latch register. When data is written to SBUF0, it goes to the transmit shift register and is held for serial transmission. Writing a byte to SBUF0 initiates the transmission. A read of SBUF0 returns the contents of the receive latch. 										



Frequency: 24.5 MHz										
Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)				
230400	-0.32%	106	SYSCLK	XX	1	0xCB				
115200	-0.32%	212	SYSCLK	XX	1	0x96				
57600	0.15%	426	SYSCLK	XX	1	0x2B				
28800	-0.32%	848	SYSCLK/4	01	0	0x96				
14400	0.15%	1704	SYSCLK / 12	00	0	0xB9				
9600	-0.32%	2544	SYSCLK / 12	00	0	0x96				
2400	-0.32%	10176	SYSCLK / 48	10	0	0x96				
1200	0.15%	20448	SYSCLK / 48	10	0	0x2B				

Table 15.1. Timer Settings for Standard Baud RatesUsing the Internal Oscillator

X = Don't care

*Note: SCA1–SCA0 and T1M bit definitions can be found in Section 17.1.

Table 15.2. Timer Settings for Standard Baud RatesUsing an External 25 MHz Oscillator

		Fre	quency: 25.0 N	IHz		
Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)
230400	-0.47%	108	SYSCLK	XX	1	0xCA
115200	0.45%	218	SYSCLK	XX	1	0x93
57600	-0.01%	434	SYSCLK	XX	1	0x27
28800	0.45%	872	SYSCLK / 4	01	0	0x93
14400	-0.01%	1736	SYSCLK / 4	01	0	0x27
9600	0.15%	2608	EXTCLK / 8	11	0	0x5D
2400	0.45%	10464	SYSCLK / 48	10	0	0x93
1200	-0.01%	20832	SYSCLK / 48	10	0	0x27
57600	-0.47%	432	EXTCLK / 8	11	0	0xE5
28800	-0.47%	864	EXTCLK / 8	11	0	0xCA
14400	0.45%	1744	EXTCLK / 8	11	0	0x93
9600	0.15%	2608	EXTCLK / 8	11	0	0x5D

X = Don't care

*Note: SCA1–SCA0 and T1M bit definitions can be found in Section 17.1.



Frequency: 22.1184 MHz									
Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)			
230400	0.00%	96	SYSCLK	XX	1	0xD0			
115200	0.00%	192	SYSCLK	XX	1	0xA0			
57600	0.00%	384	SYSCLK	XX	1	0x40			
28800	0.00%	768	SYSCLK / 12	00	0	0xE0			
14400	0.00%	1536	SYSCLK / 12	00	0	0xC0			
9600	0.00%	2304	SYSCLK / 12	00	0	0xA0			
2400	0.00%	9216	SYSCLK / 48	10	0	0xA0			
1200	0.00%	18432	SYSCLK / 48	10	0	0x40			
230400	0.00%	96	EXTCLK / 8	11	0	0xFA			
115200	0.00%	192	EXTCLK / 8	11	0	0xF4			
57600	0.00%	384	EXTCLK / 8	11	0	0xE8			
28800	0.00%	768	EXTCLK / 8	11	0	0xD0			
14400	0.00%	1536	EXTCLK / 8	11	0	0xA0			
9600	0.00%	2304	EXTCLK / 8	11	0	0x70			

Table 15.3. Timer Settings for Standard Baud RatesUsing an External 22.1184 MHz Oscillator

X = Don't care

*Note: SCA1–SCA0 and T1M bit definitions can be found in Section 17.1.

Table 15.4. Timer Settings for Standard Baud RatesUsing an External 18.432 MHz Oscillator

		Freq	uency: 18.432	MHz		
Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)
230400	0.00%	80	SYSCLK	XX	1	0xD8
115200	0.00%	160	SYSCLK	XX	1	0xB0
57600	0.00%	320	SYSCLK	XX	1	0x60
28800	0.00%	640	SYSCLK / 4	01	0	0xB0
14400	0.00%	1280	SYSCLK/4	01	0	0x60
9600	0.00%	1920	SYSCLK / 12	00	0	0xB0
2400	0.00%	7680	SYSCLK / 48	10	0	0xB0
1200	0.00%	15360	SYSCLK / 48	10	0	0x60
230400	0.00%	80	EXTCLK / 8	11	0	0xFB
115200	0.00%	160	EXTCLK / 8	11	0	0xF6
57600	0.00%	320	EXTCLK / 8	11	0	0xEC
28800	0.00%	640	EXTCLK / 8	11	0	0xD8
14400	0.00%	1280	EXTCLK / 8	11	0	0xB0
9600	0.00%	1920	EXTCLK / 8	11	0	0x88

X = Don't care

*Note: SCA1–SCA0 and T1M bit definitions can be found in Section 17.1.



		Freq	uency: 11.0592						
Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)			
230400	0.00%	48	SYSCLK	XX	1	0xE8			
115200	0.00%	96	SYSCLK	XX	1	0xD0			
57600	0.00%	192	SYSCLK	XX	1	0xA0			
28800	0.00%	384	SYSCLK	XX	1	0x40			
14400	0.00%	768	SYSCLK / 12	00	0	0xE0			
9600	0.00%	1152	SYSCLK / 12	00	0	0xD0			
2400	0.00%	4608	SYSCLK / 12	00	0	0x40			
1200	0.00%	9216	SYSCLK / 48	10	0	0xA0			
230400	0.00%	48	EXTCLK / 8	11	0	0xFD			
115200	0.00%	96	EXTCLK / 8	11	0	0xFA			
57600	0.00%	192	EXTCLK / 8	11	0	0xF4			
28800	0.00%	384	EXTCLK / 8	11	0	0xE8			
14400	0.00%	768	EXTCLK / 8	11	0	0xD0			
9600	0.00%	1152	EXTCLK / 8	11	0	0xB8			
			V Dav						

Table 15.5. Timer Settings for Standard Baud RatesUsing an External 11.0592 MHz Oscillator

X = Don't care

*Note: SCA1–SCA0 and T1M bit definitions can be found in Section 17.1.

Table 15.6. Timer Settings for Standard Baud RatesUsing an External 3.6864 MHz Oscillator

Frequency: 3.6864 MHz									
Target Baud Rate (bps)	Baud Rate% Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select)*	T1M*	Timer 1 Reload Value (hex)			
230400	0.00%	16	SYSCLK	XX	1	0xF8			
115200	0.00%	32	SYSCLK	XX	1	0xF0			
57600	0.00%	64	SYSCLK	XX	1	0xE0			
28800	0.00%	128	SYSCLK	XX	1	0xC0			
14400	0.00%	256	SYSCLK	XX	1	0x80			
9600	0.00%	384	SYSCLK	XX	1	0x40			
2400	0.00%	1536	SYSCLK / 12	00	0	0xC0			
1200	0.00%	3072	SYSCLK / 12	00	0	0x80			
230400	0.00%	16	EXTCLK / 8	11	0	0xFF			
115200	0.00%	32	EXTCLK / 8	11	0	0xFE			
57600	0.00%	64	EXTCLK / 8	11	0	0xFC			
28800	0.00%	128	EXTCLK / 8	11	0	0xF8			
14400	0.00%	256	EXTCLK / 8	11	0	0xF0			
9600	0.00%	384	EXTCLK / 8	11	0	0xE8			


X = Don't care

*Note: SCA1–SCA0 and T1M bit definitions can be found in Section 17.1.



16. Enhanced Serial Peripheral Interface (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.







16.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

16.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

16.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

16.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

16.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

- NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-topoint communication between a master and one slave.
- NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is
 enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a
 master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.
- NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 16.2, Figure 16.3, and Figure 16.4 for typical connection diagrams of the various operational modes. Note that the setting of NSSMD bits affects the pinout of the device. When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "13. Port Input/Output" on page 129 for general purpose port I/O and crossbar information.



16.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4- wire single -master mode. The default, multi-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 16.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 16.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 16.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.






Figure 16.2. Multiple-Master Mode Connection Diagram




Figure 16.3. 3-Wire Single Master and Slave Mode Connection Diagram




Figure 16.4. 4-Wire Single Master and Slave Mode Connection Diagram



16.3. SPI0 Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer's contents after the last SCK edge of the next (or current) SPI transfer.

When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 16.4 shows a connection diagram between two slave devices in 4-wire slave mode and a master device.

3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. Figure 16.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

16.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

Note that all of the following bits must be cleared by software.

- 1. The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.
- 2. The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.
- 3. The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.
- 4. The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.



16.5. Serial Clock Timing

Four combinations of ser ial clock p hase and polarity can be sele cted using the clock con trol bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock ph ases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 16.5. For slave mode, the clock and data relationships are shown in Figure 16.6 and Figure 16.7. CKPHA must be set to '0' on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 16.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency.






Figure 16.5. Master Mode Data/Clock Timing



C8051F310/1/2/3/4/5/6/7











16.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following register definitions.

R	R/W	R/W	R/W	R	R	R	R	Reset Value				
SPIBSY		CKPHA	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
	SFR Address: 0xA1											
Bit 7:		I Buoy (roo										
DIL I .	SPIBSY: SP This bit is se			l transfor is	in prograss	(Mactor or	clave Mode					
Bit 6:	MSTEN: Ma				in piogress	(Master Or	Slave Would	<i>;</i>).				
Dit 0.	0: Disable m			n slave mor								
	1: Enable ma		•		с.							
Bit 5:	CKPHA: SPI			s a master.								
Dit 0.	This bit cont			ase								
	0: Data cent		•									
	1: Data cente				od.*							
Bit 4:	CKPOL: SPI		•									
	This bit cont			arity.								
	0: SCK line l	ow in idle s	tate.	2								
	1: SCK line h	high in idle s	state.									
Bit 3:	SLVSEL: Sla	ave Selecte	d Flag (rea	d only).								
	This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected slave. It											
	is cleared to	•		•	,							
	instantaneou				•	ed version	of the pin in	put.				
Bit 2:	NSSIN: NSS											
	This bit mimi				•	the NSS p	ort pin at the	e time that				
	the register i											
Bit 1:	SRMT: Shift							_				
	This bit will b											
	and there is no new information available to read from the transmit buffer or write to the receive buffer. It returns to logic 0 when a data byte is transferred to the shift register from											
					byte is trar	isterred to t	the shift reg	ister from				
	the transmit											
D:4 0.	NOTE: SRM					and a						
Bit 0:	RXBMT: Rec											
	This bit will the information.											
	this bit will re			lion availabi			inal nas not	been lead,				
	NOTE: RXB			r Mode								
	NOTE. IND		in in masle									
*Note:	In slave mode	e, data on MC	DSI is sample	ed in the cent	er of each da	ata bit. In ma	ster mode. d	ata on MISO is				
	sampled one											
	device. See T						-					

SFR Definition 16.1. SPI0CFG: SPI0 Configuration




SFR Definition 16.2. SPI0CN: SPI0 Control

R/W SPIF	R/W WCOL	R/W MODF	R/W	R/W	R/W	R TXBMT	R/W SPIEN	Reset Value 00000110			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 SFR Addres	Bit Addressable			
Bit 7:	SPIF: SPI0 Interrupt Flag. This bit is set to logic 1 by hardware at the end of a data transfer. If interrupts are enabled, setting this bit causes the CPU to vector to the SPI0 interrupt service routine. This bit is not automatically cleared by hardware. It must be cleared by software.										
Bit 6:	WCOL: Write This bit is se the SPI0 dat cleared by se	e Collision t to logic 1 a register v	Flag. by hardwar	e (and gene	erates a SPI	0 interrupt)					
Bit 5:	MODF: Mod This bit is se collision is de matically cle	e Fault Flag t to logic 1 etected (NS	by hardwar SS is low, M	STEN = 1,	and NSSMD	0[1:0] = 01)					
Bit 4:	RXOVRN: R This bit is se fer still holds shifted into t be cleared b	t to logic 1 unread da he SPI0 sh	by hardwar ta from a pr ift register.	e (and gene evious tran	erates a SPI	last bit of t	he current	transfer is			
Bits 3–2:	 be cleared by software. -2: NSSMD1–NSSMD0: Slave Select Mode. Selects between the following NSS operation modes: (See Section "16.2. SPI0 Master Mode Operation" on page 175 and Section "16.3. SPI0 Slave Mode Operation" on page 177). 00: 3-Wire Slave or 3-wire Master Mode. NSS signal is not routed to a port pin. 01: 4-Wire Slave or Multi-Master Mode (Default). NSS is always an input to the device. 1x: 4-Wire Single-Master Mode. NSS signal is mapped as an output from the device and will assume the value of NSSMD0. 										
Bit 1:	TXBMT: Tran This bit will b data in the tr indicating that	be set to log ansmit buff at it is safe	gic 0 when r er is transfe	erred to the	SPI shift reg	ister, this b					
Bit 0:	SPIEN: SPIC This bit enab 0: SPI disabl 1: SPI enabl	oles/disable ed.	es the SPI.								




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCR0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
							SFR Address	: 0xA2			
Bits 7–0: SCR7–SCR0: SPI0 Clock Rate. These bits determine the frequency of the SCK output when the SPI0 module is configured for master mode operation. The SCK clock frequency is a divided version of the system clock, and is given in the following equation, where <i>SYSCLK</i> is the system clock frequency and <i>SPI0CKR</i> is the 8-bit value held in the SPI0CKR register. $f_{SCK} = \frac{SYSCLK}{2 \times (SPI0CKR + 1)}$											
f	or 0 <= SPI	0CKR <= 2	55								
Example: I	f SYSCLK =	2 MHz and	SPIOCKR	= 0x04,							
Example: If SYSCLK = 2 MHz and SPI0CKR = 0x04, $f_{SCK} = \frac{2000000}{2 \times (4 + 1)}$ $f_{SCK} = 200kHz$											

SFR Definition 16.4. SPI0DAT: SPI0 Data




Rev. 1.7





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.






* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 16.9. SPI Master Timing (CKPHA = 1)



C8051F310/1/2/3/4/5/6/7



* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.




Figure 16.10. SPI Slave Timing (CKPHA = 0)

* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 16.11. SPI Slave Timing (CKPHA = 1)



Parameter	Description	Min	Max	Units
Master Mode	Timing* (See Figure 16.8 and Figure 16.9)		I	
т _{мскн}	SCK High Time	1 x T _{SYSCLK}		ns
T _{MCKL}	SCK Low Time	1 x T _{SYSCLK}		ns
T _{MIS}	MISO Valid to SCK Shift Edge	1 x T _{SYSCLK} + 20		ns
т _{мін}	SCK Shift Edge to MISO Change	0		ns
Slave Mode T	iming* (See Figure 16.10 and Figure 16.11)		I	
T _{SE}	NSS Falling to First SCK Edge	2 x T _{SYSCLK}	_	ns
T _{SD}	Last SCK Edge to NSS Rising	2 x T _{SYSCLK}		ns
T _{SEZ}	NSS Falling to MISO Valid	—	4 x T _{SYSCLK}	ns
T _{SDZ}	NSS Rising to MISO High-Z	—	4 x T _{SYSCLK}	ns
т _{скн}	SCK High Time	5 x T _{SYSCLK}		ns
Т _{СКL}	SCK Low Time	5 x T _{SYSCLK}		ns
T _{SIS}	MOSI Valid to SCK Sample Edge	2 x T _{SYSCLK}		ns
T _{SIH}	SCK Sample Edge to MOSI Change	2 x T _{SYSCLK}	—	ns
Т _{SOH}	SCK Shift Edge to MISO Change	—	4 x T _{SYSCLK}	ns
T _{SLH}	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	6 x T _{SYSCLK}	8 x T _{SYSCLK}	ns
*Note: T _{SYSCL}	$_{\rm C}$ is equal to one period of the device system clock (S	YSCLK).		

Table 16.1. SPI Slave Timing Parameters



C8051F310/1/2/3/4/5/6/7

NOTES:



186

17. Timers

Each MCU includes four counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and two are 16-bit auto-reload timer for use with the ADC, SMBus, or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 and Timer 3 offer 16-bit and split 8-bit timer functionality with auto-reload.

Timer 0 and Timer 1 Modes:	Timer 2 Modes:	Timer 3 Modes:		
13-bit counter/timer	16-bit timer with auto-reload	16-bit timer with auto-reload		
16-bit counter/timer		To-bit timer with auto-reload		
8-bit counter/timer				
with auto-reload	Two 8-bit timers with auto-reload	Two 8-bit timers with auto-reloa		
Two 8-bit counter/timers				
(Timer 0 only)				

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 17.3 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 and Timer 3 may be clocked by the system clock, the sy stem clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.

17.1. Timer 0 and Timer 1

Each timer is implemented as 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (SFR Definition 8.7. "IE: Interrupt Enable" on page 97); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register. Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

17.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4–TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.



C8051F310/1/2/3/4/5/6/7

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "13.1. Priority Crossbar Decoder" on page 131 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock d efined by the T0M bit (CKCON.3). When T0M is set, T imer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see SFR Definition 17.3).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is active as defined by bit IN0PL in register IT01CF (see SFR Definition 8.11. "IT01CF: INT0/INT1 Configuration" on page 101). Setting GATE0 to '1' allows the timer to be controlled by the external input signal /INT0 (see Section "8.3.5. Interrupt Register Descriptions" on page 97), facilitating pulse width measurements.

TR0	GATE0	/INT0	Counter/Timer
0	Х	Х	Disabled
1	0	Х	Enabled
110			Disabled
1	1	1	Enabled
X = Don't C	are	•	

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register IT01CF (see SFR Definition 8.11. "IT01CF: INT0/INT1 Configuration" on page 101).




Figure 17.1. T0 Mode 0 Block Diagram



17.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

17.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in M ode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is active as defined by bit IN0PL in register IT01CF (see Section "8.3.2. External Interrupts" on page 95 for details on the external input signals /INT0 and /INT1).




Figure 17.2. T0 Mode 2 Block Diagram



17.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.




Figure 17.3. T0 Mode 3 Block Diagram



SFR Definition	17.1.	TCON:	Timer	Control
----------------	-------	-------	-------	---------

					R/W	R/W	R/W	Reset Valu				
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addre				
						(bi	t addressable	e) 0x88				
		_										
sit7:	TF1: Timer 1		-	4 -								
	Set by hardw											
	matically cleared when the CPU vectors to the Timer 1 interrupt service routine. 0: No Timer 1 overflow detected.											
0:+C	1: Timer 1 ha											
Bit6:	TR1: Timer 1		101.									
	0: Timer 1 di 1: Timer 1 er											
Bit5:	TF0: Timer 0		Flag									
<i>л</i> .Э.	Set by hardw		-	rflowe This	flag can be	cleared by	software	but is auto				
	matically clea											
	0: No Timer (chupt servi		•				
	1: Timer 0 ha											
Bit4:	TR0: Timer 0											
	0: Timer 0 di											
	1: Timer 0 er											
Bit3:	IE1: External	I Interrupt 1										
	This flag is s	•		n edge/lev	el of type de	fined by IT1	l is detecte	ed. It can b				
	cleared by so	oftware but	is automatio	cally cleare	d when the	CPU vector	s to the E	xternal Inte				
	rupt 1 service	e routine if	IT1 = 1. Wh	en IT1 = 0	this flag is	set to '1' wh	nen /INT1	is active as				
	defined by bi	it IN1PL in	register IT0	1CF (see S	FR Definitio	on 8.11).						
Bit2:	IT1: Interrupt	t 1 Type Se	lect.									
	This bit seled	cts whether	the configu	red /INT1 i	nterrupt will	be edge or	level sens	sitive. /INT				
	is configured	l active low	or high by t	he IN1PL b	oit in the IT0	1CF registe	er (see SF	R Definitio				
	8.11).											
	0: /INT1 is le											
	1: /INT1 is ed	0 00										
Bit1:	IE0: External	•										
	This flag is s			•								
	cleared by so											
	rupt 0 service						nen /IN I 0	is active as				
	defined by bi			ICF (see S	FR Definitio	on 8.11).						
BitO:	IT0: Interrupt			red /INITO ;	ntormunt will			oitivo /INIT				
	This bit select is configured											
	8.11).		or high by t		ni in registe		ee SFR D	emilion				
	0: /INT0 is le	vel triggere	hd									
	1: /INT0 is e											
			-u.									



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x89				
Bit7:	 GATE1: Timer 1 Gate Control. 0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level. 1: Timer 1 enabled only when TR1 = 1 AND /INT1 is active as defined by bit IN1PL in register IT01CF (see SFR Definition 8.11). 											
Bit6:		(see SFR nter/Timer 1		1).								
DILO.			ner 1 increme	ntod by clo	ok dofinad k	ov T1M bit (
			Fimer 1 increi									
	(T1).	r unction.		nemed by i	Ign-to-low		n externa	input pin				
Bits5-4:		/10: Timer 1	Mode Select									
2.100			Timer 1 opera									
			·									
	T1M1	T1M0		Мс	de							
	0	0	M	ode 0: 13-bi	t counter/tir	ner						
	0	1	M	ode 1: 16-bi	counter/tir	ner						
	1	0	Mode 2: 8	-bit counter/	timer with a	auto-reload						
	1	1		Mode 3: Tim	er 1 inactiv	'e						
Bit3:		mer 0 Gate	· ·									
			nen TR0 = 1 i									
			ly when TR0		T0 is activ	e as define	d by bit INC	PL in regis-				
D:40.		(see SFR nter/Timer \$	Definition 8.1	1).								
Bit2:				ntod by ala	k dafinad k							
			ner 0 increme Fimer 0 increi			•	,					
	(T0).	r unction.		nemed by i	Ign-to-low		n external	input pin				
Bits1–0:		/10 [.] Timer 0	Mode Select									
			Timer 0 opera									
	T0M1	T0M0		Мо	de							
	0	0	Ма	de 0: 13-bit	counter/tim	ner						
	0	1	Мо	de 1: 16-bit	counter/tim	ner						
	1	0	Mode 2: 8-	bit counter/	imer with a	uto-reload						
	1 1 Mode 3: Two 8-bit counter/timers											

SFR Definition 17.2. TMOD: Timer Mode



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu				
ТЗМН	T3ML	T2MH	T2ML	T1M	TOM	SCA1	SCA0	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres				
								0x8E				
D:47.												
Bit7:	T3MH: Timer 3 High Byte Clock Select.											
	This bit selects the clock supplied to the Timer 3 high byte if Timer 3 is configured in split 8- bit timer mode. T3MH is ignored if Timer 3 is in any other mode.											
	0: Timer 3 high byte uses the clock defined by the T3XCLK bit in TMR3CN.											
	1: Timer 3 hi	• •		•								
Bit6:	T3ML: Timer											
	This bit selects the clock supplied to Timer 3. If Timer 3 is configured in split 8-bit timer											
	mode, this bi											
	0: Timer 3 lo				he T3XCLł	K bit in TMR	3CN.					
D:46.	1: Timer 3 lo	•	•									
Bit5:	T2MH: Time This bit selec				2 high byte	a if Timor 2 i	e configur	od in colit 9				
	bit timer mod						is configur	eu in spiit o				
	0: Timer 2 hi		-		•		R2CN					
	1: Timer 2 hi											
Bit4:	T2ML: Timer											
	This bit selec	cts the clock	supplied	to Timer 2. I	f Timer 2 is	configured	in split 8-b	oit timer				
	mode, this bit selects the clock supplied to the lower 8-bit timer.											
	0: Timer 2 lo	•		•	he T2XCLł	K bit in TMR	2CN.					
D'IO	1: Timer 2 lo			m clock.								
Bit3:	T1M: Timer 1			ad to Timor	1 T1M io ia	mored when		at ta lagia 1				
	This select th 0: Timer 1 us						10/11/55	et to logic 1				
	1: Timer 1 us			by the prese								
Bit2:	T0M: Timer (
	This bit selec			upplied to Ti	mer 0. T0M	l is ignored	when C/T() is set to				
	logic 1.					0						
	0: Counter/T				he prescale	e bits, SCA1	-SCA0.					
	1: Counter/T											
Bits1–0:	SCA1-SCA0				alia dita Tim		Time and 16	6				
	These bits co to use presca			ie clock sup	plied to Tim	her U and/or	Timer 1 If	configurea				
	to use prese		iputs.									
	SCA1	SC	A0		Presca	led Clock						
	0	()	5	System cloc	k divided by	/ 12					
	0					ck divided b						
	1	()			k divided by						
	1				External clo	ck divided b	by 8					
	Note: Extern							nal				
	clock i	must be less	than or equ	al to the syst	em clock to	operate in thi	s mode.					




C8051F310/1/2/3/4/5/6/7


SFR Definition 17.4. TL0: Timer 0 Low Byte

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
									00000000		
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
									0x8A		
E	0x8A Bits 7–0: TL0: Timer 0 Low Byte. The TL0 register is the low byte of the 16-bit Timer 0.										


SFR Definition 17.5. TL1: Timer 1 Low Byte



SFR Definition 17.6. TH0: Timer 0 High Byte



SFR Definition 17.7. TH1: Timer 1 High Byte





17.2. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 2 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

17.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 17.4, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x00.




Figure 17.4. Timer 2 16-Bit Mode Block Diagram



17.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in Figure 17.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

T2MH	T2XCLK	TMR2H Clock
		Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

T2ML	T2XCLK	TMR2L Clock
		Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

Note: External clock divided by 8 is synchronized with the system clock, and the external clock must be less than or equal to the system clock to operate in this mode.

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.




Figure 17.5. Timer 2 8-Bit Mode Block Diagram



SFR Definition 17.8. TMR2CN: Timer 2 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF2H	TF2L	TF2LEN	-	T2SPLIT	TR2	-	T2XCLK	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres
						(b	it addressable)	0xC8
Bit7:		r 2 High Byte		•				
				high byte ov				
				ows from 0xF				
				e CPU to vec				
Bit6:		automaticali r 2 Low Byte		by hardware	and must i	be cleared	by soltware	•
5110.				low byte ove	orflows from	n OvEE to (this hit is
				f TF2LEN is				
				s regardless				
		d by hardwa		e eguidicee				
Bit5:		mer 2 Low B		pt Enable.				
				_ow Byte inte	rrupts. If T	F2LEN is s	et and Time	er 2 inter-
	rupts are en	abled, an int	errupt will	be generate	d when the	low byte c	of Timer 2 ov	/erflows.
	This bit sho	uld be cleare	d when o	perating Time	er 2 in 16-b	it mode.		
		ow Byte inte						
		ow Byte inte						
Bit4:		Read = 0b. W						
Bit3:		mer 2 Split N			1.10.01.00.000	10 - C	11	
				tes as two 8-		vith auto-re	eload.	
				reload mode. uto-reload tim				
Bit2:		2 Run Contro			iers.			
DILZ.	-			In 8-bit mode	this hit or	hahles/disa	bles TMR2	H only:
		lways enable			, 110 01 01	100100/0100		r only,
	0: Timer 2 d	•						
	1: Timer 2 e	nabled.						
Bit1:	UNUSED. R	Read = 0b. W	/rite = don	't care.				
Bit0:	T2XCLK: Ti	mer 2 Extern	al Clock S	Select.				
				source for Tir				
				k source for b				
				gister CKCOI		be used to	o select betw	veen the
		•		k for either ti				
				is the syster				
				is the extern			Note that th	ie external
	oscillator so		uy o is sy	nchronized w	nun me sys	dem clock.		




C8051F310/1/2/3/4/5/6/7


SFR Definition 17.9. TMR2RLL: Timer 2 Reload Register Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xCA
								UXCA
	FMR2RLL: T FMR2RLL ho					2.		


SFR Definition 17.10. TMR2RLH: Timer 2 Reload Register High Byte



SFR Definition 17.11. TMR2L: Timer 2 Low Byte



SFR Definition 17.12. TMR2H Timer 2 High Byte





17.3. Timer 3

Timer 3 is a 16-bit timer formed by two 8-bit SFRs: TMR3L (low byte) and TMR3H (high byte). Timer 3 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T3SPLIT bit (TMR3CN.3) defines the Timer 3 operation mode.

Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 3 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

17.3.1. 16-bit Timer with Auto-Reload

When T3SPLIT (TMR3CN.3) is zero, Timer 3 operates as a 16-bit timer with auto-reload. Timer 3 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 3 reload registers (TMR3RLH and TM32RLL) is loaded into the Timer 3 register as shown in Figure 17.4, and the Timer 3 High Byte Overflow Flag (TMR3CN.7) is set. If Timer 3 interrupts are enabled, an interrupt will be generated on each Timer 3 overflow. Additionally, if Timer 3 interrupts are enabled and the TF3LEN bit is set (TMR3CN.5), an interrupt will be generated each time the lower 8 bits (TMR3L) overflow from 0xFF to 0x000.




Figure 17.6. Timer 3 16-Bit Mode Block Diagram



17.3.2. 8-bit Timers with Auto-Reload

When T3SPLIT is set, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 17.5. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bit (T3XCLK in TMR3CN), as follows:

ТЗМН	T3XCLK	TMR3H Clock
		Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

T3ML	T3XCLK	TMR3L Clock Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

Note: External clock divided by 8 is synchronized with the system clock, and the external clock must be less than or equal to the system clock to operate in this mode.

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.




Figure 17.7. Timer 3 8-Bit Mode Block Diagram




SFR Definition 17.1	3. TMR3CN:	Timer 3 Control
---------------------	------------	-----------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF3H	TF3L	TF3LEN	-	T3SPLIT	TR3	-	T3XCLK	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x91
Bit7:	TF3H: Timer Set by hardw this will occu enabled, set TF3H is not	vare when the	he Timer 3 er 3 overflo causes the	high byte ov ws from 0xF CPU to vec	FFF to 0x0 tor to the T	000. When imer 3 inter	theTimer 3 rupt service	3 interrupt is e routine.
Bit6:	TF3L: Timer Set by hardv set, an interr will set when ically cleared	3 Low Byte vare when th rupt will be g the low byt	Overflow I ne Timer 3 enerated if e overflows	Flag. low byte ov TF3LEN is	erflows fror set and Tin	n 0xFF to 0 ner 3 interru	x00. When	this bit is abled. TF3L
Bit5:	TF3LEN: Tin This bit enab rupts are ena This bit shou 0: Timer 3 Lo 1: Timer 3 Lo	ner 3 Low B bles/disables abled, an int Ild be cleare ow Byte inte	yte Interrup s Timer 3 L errupt will ed when op rrupts disa	ow Byte inte be generate erating Time bled.	d when the	low byte of		
Bit4:	UNUSED. R		•					
Bit3:	T3SPLIT: Tir When this bi 0: Timer 3 op 1: Timer 3 op	mer 3 Split M t is set, Tim perates in 10 perates as t	/lode Enab er 3 operat 6-bit auto-r wo 8-bit au	le. es as two 8· eload mode		vith auto-re	load.	
Bit2:	TR3: Timer 3 This bit enab TMR3L is al 0: Timer 3 di 1: Timer 3 ei	bles/disables ways enable sabled.	s Timer 3. I		e, this bit er	nables/disal	bles TMR3I	H only;
Bit1: Bit0:	UNUSED. R T3XCLK: Tir This bit select selects the e Select bits (T external cloce 0: Timer 3 ex 1: Timer 3 ex oscillator sources	ner 3 Exterr cts the exter external osci F3MH and T ck and the sy kternal clock kternal clock	al Clock S nal clock s llator clock 3ML in reg ystem clock selection	elect. ource for Tin source for t jister CKCO k for either t is the syster is the extern	ooth timer b N) may still mer. n clock divi al clock div	bytes. Howe be used to ided by 12. vided by 8. I	ever, the Tir select betv	ner 3 Clock ween the




C8051F310/1/2/3/4/5/6/7


SFR Definition 17.14. TMR3RLL: Timer 3 Reload Register Low Byte




SFR Definition 17.15. TMR3RLH: Timer 3 Reload Register High Byte



SFR Definition 17.16. TMR3L: Timer 3 Low Byte



SFR Definition 17.17. TMR3H Timer 3 High Byte





18. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and five 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "13.1. Priority Crossbar Decoder" on page 131 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "18.2. Capture/Compare Modules" on page 205). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 18.1

Important Note: The PCA Module 4 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See **Section 18.3** for details.




Figure 18.1. PCA Block Diagram




18.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 18.1. **Note that in 'External oscillator source divided by 8' mode, the external oscillator source is synchronized with the system clock, and must have a frequency less than or equal to the system clock.**

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External oscillator source divided by 8*
*Note: Ex	ternal oscill	ator source	divided by 8 is synchronized with the system clock.








18.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 18.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1. See Figure 18.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
Х	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
Х	Х	0	1	0	0	0	Х	Capture triggered by negative edge on CEXn
Х	Х	1100	0				х	Capture triggered by transition on CEXn
Х	1	0010	0				Х	Software Timer
Х	1	0011	0				Х	High Speed Output
Х	1	0	0	Х	1	1	Х	Frequency Output
0	1	0	0	Х	0	1	Х	8-Bit Pulse Width Modulator
1	1	0	0	Х	0	1	Х	16-Bit Pulse Width Modulator
X = Don'	t Care						•	

Table 18.2. PCA0CPM Register Settings for PCA Capture/Compare Modules







18.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/ timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.




Figure 18.4. PCA Capture Mode Diagram

Note: The CEXn input signal must remain high or low for at least 2 system clock cycles in order to be valid.



18.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 18.5. PCA Software Timer Mode Diagram



18.2.3. High-Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 18.6. PCA High Speed Output Mode Diagram



18.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 18.1, where F_{PCA} is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD.

Equation 18.1. Square Wave Frequency Output

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.




Figure 18.7. PCA Frequency Output Mode



18.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 18.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 18.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

Equation 18.2. 8-Bit PWM Duty Cycle

 $DutyCycle = \frac{(256 - PCA0CPHn)}{256}$

Using Equation 18.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.




Figure 18.8. PCA 8-Bit PWM Mode Diagram



18.2.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 18.3.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

Equation 18.3. 16-Bit PWM Duty Cycle

 $DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$

Using Equation 18.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.




Figure 18.9. PCA 16-Bit PWM Mode



18.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 4. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH4) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 4 operates as a watchdog timer (WDT). The Module 4 high byte is compared to the PCA counter high byte; the Module 4 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.

18.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 4 is forced into software timer mode.
- Writes to the Module 4 mode register (PCA0CPM4) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH4 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH4. Upon a PCA0CPH4 write, PCA0H plus the offset held in PCA0CPL4 is loaded into PCA0CPH4 (See Figure 18.10).




Figure 18.10. PCA Module 4 with Watchdog Timer Enabled



Note that the 8-bit offset held in PCA0CPH4 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 18.4, where PCA0L is the value of the PCA0L register at the time of the update.

Equation 18.4. Watchdog Timer Offset in PCA Clocks

 $Offset = (256 \times PCA0CPL4) + (256 - PCA0L)$

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH4 and PCA0H. Software may force a WDT reset by writing a '1' to the CCF4 flag (PCA0CN.4) while the WDT is enabled.

18.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a '0' to the WDTE bit.
- Select the desired PCA clock source (with the CPS2-CPS0 bits).
- Load PCA0CPL4 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to '1'.
- Write a value to PCA0CPH4 to reload the WDT.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL4 defaults to 0x00. Using Equation 18.4, this results in a WDT timeout interval of 256 system clock cycles. Table 18.3 lists some example timeout intervals for typical system clocks.



255 128 32 255 128 32 255 128 255 128	32.1 16.2 4.1 42.7 21.5 5.5 71.1 35.8
32 255 128 32 255 128	4.1 42.7 21.5 5.5 71.1
255 128 32 255 128	42.7 21.5 5.5 71.1
128 32 255 128	21.5 5.5 71.1
32 255 128	5.5 71.1
255 128	71.1
128	
	35.8
00	
32	9.2
255	257
128	129.5
32	33.1
255	24576
128	12384
32	3168
	128 32 255 128

Table 18.3. Watchdog Timer Timeout Intervals¹

value of 0x00 at the update time.

2. Internal oscillator reset frequency.



18.4. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
CF	CR		CCF4	CCF3	CCF2	CCF1	CCF0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
	(bit addressable) 0xD8											
Bit7: Bit6:	CF: PCA Counter/Timer Overflow Flag.											
	Set by hardware when the PCA Counter/Timer overflows from 0xFFFF to 0x0000. When the											
	Counter/Timer Overflow (CF) interrupt is enabled, setting this bit causes the CPU to vector											
	to the PCA interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software. CR: PCA Counter/Timer Run Control.											
												Dito.
	0: PCA Counter/Timer disabled.											
	1: PCA Counter/Timer enabled.											
Bit5:	UNUSED. R			care.								
Bit4:	CCF4: PCA Module 4 Capture/Compare Flag.											
	This bit is set by hardware when a match or capture occurs. When the CCF4 interrupt is											
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This											
	bit is not automatically cleared by hardware and must be cleared by software.											
Bit3:	CCF3: PCA Module 3 Capture/Compare Flag.											
	This bit is set by hardware when a match or capture occurs. When the CCF3 interrupt is											
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This											
Bit2:	bit is not automatically cleared by hardware and must be cleared by software. CCF2: PCA Module 2 Capture/Compare Flag.											
DILZ.	This bit is set by hardware when a match or capture occurs. When the CCF2 interrupt is											
	enabled, setting this bit causes the CPU to vector to the PCA interrupt service routine. This											
	bit is not automatically cleared by hardware and must be cleared by software.											
Bit1:	CCF1: PCA											
	This bit is se	t by hardw	are when a	match or ca	pture occur	rs. When th	e CCF1 int	errupt is				
	enabled, set	•				•		outine. This				
	bit is not aut				d must be o	cleared by s	software.					
Bit0:	CCF0: PCA						00-01					
	This bit is se											
	enabled, set	•				•		butine. This				
	bit is not aut	omatically (cleared by h	aroware an	u must de (lieared by s	sonware.					

SFR Definition 18.1. PCA0CN: PCA Control



R/W	R/W	R/W	R/	W R/W	R/W	R/W	R/W	Reset Value			
CIDL	WDTE	WDLC	<	CPS2	CPS1	CPS0	ECF	0100000			
Bit7	Bit6	Bit5	Bi	4 Bit3	Bit2	Bit1	Bit0	SFR Addres 0xD9			
Bit7:	CIDL: PCA Counter/Timer Idle Control.										
	Specifies PCA behavior when CPU is in Idle Mode.										
	0: PCA continues to function normally while the system controller is in Idle Mode.										
Dit6.	1: PCA operation is suspended while the system controller is in Idle Mode.										
Bit6:	WDTE: Watchdog Timer Enable										
	If this bit is set, PCA Module 4 is used as the watchdog timer. 0: Watchdog Timer disabled.										
	1: PCA Module 4 enabled as Watchdog Timer.										
Bit5:	WDLCK: Watchdog Timer Lock										
	This bit locks/unlocks the Watchdog Timer Enable. When WDLCK is set, the Watchdog										
	Timer may not be disabled until the next system reset.										
	0: Watchdog Timer Enable unlocked.										
	1: Watchdog Timer Enable locked.										
Bit4:	UNUSED. Read = 0b, Write = don't care.										
Bits3–1:	CPS2–CPS0: PCA Counter/Timer Pulse Select.										
	These bits select the timebase source for the PCA counter.										
	CPS2	CPS1	CPS0		Ti	mebase					
	CPS2 0	CPS1 0	CPS0	System clock d	vided by 12						
				System clock d	vided by 12 vided by 4						
	0	0	0		vided by 12 vided by 4						
	0 0 0	0	0 1 0	System clock d Timer 0 overflov High-to-low tran	vided by 12 vided by 4 w	2	te = syste	m clock			
	0 0 0 01	0 0 1	0 1 0 1	System clock d Timer 0 overflov High-to-low trar divided by 4)	vided by 12 vided by 4 w	2	te = syste	m clock			
	0 0 0 01 1	0 0 1 0	0 1 0 1 0	System clock d Timer 0 overfloo High-to-low trar divided by 4) System clock	vided by 12 vided by 4 v nsitions on I	2 ECI (max rat	te = syste	m clock			
	0 0 0 01 1 1	0 0 1 0 0	0 1 0 1 0 1	System clock d Timer 0 overfloo High-to-low trar divided by 4) System clock External clock o	vided by 12 vided by 4 v nsitions on I	2 ECI (max rat	te = syste	m clock			
	0 0 0 01 1 1 1	0 0 1 0 0 1	0 1 0 1 0 1 0	System clock d Timer 0 overfloo High-to-low trar divided by 4) System clock External clock o Reserved	vided by 12 vided by 4 v nsitions on I	2 ECI (max rat	te = syste	m clock			
	0 0 01 1 1 1 1	0 0 1 0 0 1 1 1	0 1 0 1 0 1 0 1 0	System clock d Timer 0 overfloo High-to-low trar divided by 4) System clock External clock o Reserved Reserved	vided by 12 vided by 4 v isitions on I livided by 8	2 ECI (max rat *		m clock			
	0 0 01 1 1 1 1	0 0 1 0 0 1 1 1	0 1 0 1 0 1 0 1 0	System clock d Timer 0 overfloo High-to-low trar divided by 4) System clock External clock o Reserved	vided by 12 vided by 4 v isitions on I livided by 8	2 ECI (max rat *		m clock			
	0 0 0 01 1 1 1 1 *Note: Ext	0 0 1 0 0 1 1 ernal oscilla	0 1 0 1 0 1 0 1 tor source	System clock d Timer 0 overfloo High-to-low trar divided by 4) System clock External clock c Reserved Reserved e divided by 8 is sy	vided by 12 vided by 4 v nsitions on I livided by 8 unchronized	2 ECI (max rat *		m clock			
BitO:	0 0 0 01 1 1 1 *Note: Ext ECF: PCA	0 0 1 0 0 1 1 ernal oscilla Counter/T	0 1 0 1 0 1 0 1 tor source	System clock d Timer 0 overfloo High-to-low trar divided by 4) System clock External clock c Reserved Reserved e divided by 8 is system erflow Interrupt E	vided by 12 vided by 4 v nsitions on 1 livided by 8 vnchronized nable.	ECI (max rat * with the syste	em clock.	m clock			
BitO:	0 0 0 1 1 1 1 *Note: Ext ECF: PCA This bit set	0 0 1 0 0 1 1 ernal oscilla Counter/T s the mask	0 1 0 1 0 1 0 1 tor source	System clock d Timer 0 overfloo High-to-low trar divided by 4) System clock External clock c Reserved Reserved e divided by 8 is sy	vided by 12 vided by 4 v nsitions on 1 livided by 8 vnchronized nable.	ECI (max rat * with the syste	em clock.	m clock			
BitO:	0 0 0 1 1 1 *Note: Ext ECF: PCA This bit set 0: Disable	0 0 1 0 0 1 1 ernal oscilla Counter/Ti s the mask the CF inter	0 1 0 1 0 1 0 1 tor source timer Ove king of th errupt.	System clock d Timer 0 overflov High-to-low trar divided by 4) System clock External clock o Reserved Reserved e divided by 8 is sy erflow Interrupt E e PCA Counter/	vided by 12 vided by 4 v isitions on I livided by 8 vnchronized nable. Timer Over	ECI (max rat * with the syste	em clock.				
BitO:	0 0 0 1 1 1 *Note: Ext ECF: PCA This bit set 0: Disable	0 0 1 0 0 1 1 ernal oscilla Counter/Ti s the mask the CF inter	0 1 0 1 0 1 0 1 tor source timer Ove king of th errupt.	System clock d Timer 0 overfloo High-to-low trar divided by 4) System clock External clock c Reserved Reserved e divided by 8 is system erflow Interrupt E	vided by 12 vided by 4 v isitions on I livided by 8 vnchronized nable. Timer Over	ECI (max rat * with the syste	em clock.				

SFR Definition 18.2. PCA0MD: PCA Mode



SFR Definition 18.3. PCA0CPMn: PCA Capture/Compare Mode Registers

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PWM16		CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
Diti	Dito	Dito	Diri	Dito	DIL	Diri	Dire	0xDA, 0xDB, 0xDC, 0xDD, 0xDE
PCA0CP	Mn Address:	PCA00		DC $(n = 2)$,		1 = 0xDB (r 3 = 0xDD (r		
Bit7:	PWM16n: 1 This bit sele 0: 8-bit PWM 1: 16-bit PW	cts 16-bit n /I selected.	node when			on mode is e	enabled (P	WMn = 1).
Bit6:	ECOMn: Co This bit enal 0: Disabled.	mparator F ples/disable	unction En		ction for PC	A module n		
Bit5:	1: Enabled. CAPPn: Cap This bit enal 0: Disabled.	oles/disable			apture for P	CA module	n.	
Bit4:	1: Enabled. CAPNn: Cap This bit enal 0: Disabled. 1: Enabled.	oles/disable			apture for F	PCA module	en.	
Bit3:	MATn: Matc This bit enal	oles/disable unter with a	es the matc module's c					, matches of in PCA0MD
Bit2:	TOGn: Togg This bit enal the PCA cou pin to toggle Mode. 0: Disabled.	oles/disable unter with a	es the toggl module's c	apture/com	pare regist	er cause the	e logic leve	, matches of I on the CEXn juency Output
Bit1:	modulated s mode is use Frequency (0: Disabled.	oles/disable signal is out d if PWM1 Dutput Mod	es the PWM put on the 6n is set to	I function for CEXn pin.	or PCA moo 3-bit PWM i	s used if P\	VM16n is c	a pulse width leared; 16-bit le operates in
Bit0:	1: Enabled. ECCFn: Cap This bit sets 0: Disable C 1: Enable a	the maskir CFn interru	ng of the Ca upts.	apture/Com	pare Flag (·	




C8051F310/1/2/3/4/5/6/7


SFR Definition 18.4. PCA0L: PCA Counter/Timer Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF9
Bits 7–0: PCA0L: PCA Counter/Timer Low Byte. The PCA0L register holds the low byte (LSB) of the 16-bit PCA Counter/Timer.								

SFR Definition 18.5. PCA0H: PCA Counter/Timer High Byte



SFR Definition 18.6. PCA0CPLn: PCA Capture Module Low Byte







R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xFC, 0xEA, 0xEC,0xEE, 0xFE
PCA0CPHn Address:PCA0CPH0 = 0xFC (n = 0), PCA0CPH1 = 0xEA (n = 1), PCA0CPH2 = 0xEC (n = 2), PCA0CPH3 = 0xEE (n = 3), PCA0CPH4 = 0xFE (n = 4)								
Bits7–0: PCA0CPHn: PCA Capture Module High Byte. The PCA0CPHn register holds the high byte (MSB) of the 16-bit capture module n.								



C8051F310/1/2/3/4/5/6/7

NOTES:



Rev. 1.7

19. Revision Specific Behavior

This chapter contains behavioral differences between C8051F310/1 "REV A" and "REV B" or later devices. These differences do not affect the functionality or performance of most systems and are described below.

19.1. Revision Identification

The Lot ID Code on the top side of the device package can be used for decoding device revision information. On C8051F310 devices, the revision letter is the second-to-last letter of the Lot ID Code. On C8051F311 devices, the revision letter is the last letter of the Lot ID Code. Figure 19.1 shows how to find the Lot ID Code on the top side of the device package.

```
C8051F310 Package Marking
C8051F310
T2ABGFAC
^ indicates REV A
0227 EP
```

C8051	F311 Package Marking
CYG	
F311	
ABGF	-
	^ indicates REV A

Figure 19.1. Reading Package Marking

19.2. Reset Behavior

The reset behavior of C8051F310/1 "REV A" devices is different than "REV B" and later devices. The differences affect the state of the RST pin during a V_{DD} Monitor reset and GPIO pins during any device reset.

19.2.1. Weak Pullups on GPIO Pins

On "REV A" devices, GPIO pins are tri-stated with weak pullups **disabled** during the assertion phase of any reset. The pullups are enabled immediately following reset de-assertion.

On "REV B" and later devices, GPIO pins are tri-stated with weak pullups **enabled** during and after the assertion phase of any reset.

19.2.2. V_{DD} Monitor and the RST Pin

On "REV A" devices, a V_{DD} Monitor reset does not affect the state of the \overline{RST} pin.

On "REV B" and later devices, a V_{DD} Monitor reset will pull the \overline{RST} pin low for the duration of the brownout condition.



19.3. PCA Counter

On "REV A" devices, if the main PCA counter (PCA0H : PCA0L) overflows during the execution phase of a read-modify-write instruction (bit-wise SETB or CLR, ANL, ORL, XRL) that targets the PCA0CN register, the CF (Counter Overflow) bit will not be set. An example software work-around is as follows:

- Step 1. Disable global interrupts (EA = 0).
- Step 2. Read PCA0L. This will latch the value of PCA0H.
- Step 3. Read PCA0H, saving the value.
- Step 4. Execute the bit-wise operation on CCFn (for example, CLR CCF0, or CCF0 = 0;).
- Step 5. Read PCA0L.
- Step 6. Read PCA0H, saving the value.
- Step 7. If the value of PCA0H read in Step 3 is 0xFF and the value for PCA0H read in Step 6 is 0x00, then manually set the CF bit in software (for example, SETB CF, or CF = 1;).
- Step 8. Re-enable interrupts (EA = 1).

This behavior is not present on "REV B" and later devices. Software written for "REV A" devices will run on "REV B" and later devices without modification.




20. C2 Interface

C8051F31x devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow Flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.


20.1. C2 Interface Registers

The following describes the C2 registers necessary to perform Flash programming through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.



C2 Register Definition 20.1. C2ADD: C2 Address


C2 Register Definition 20.2. DEVICEID: C2 Device ID






C8051F310/1/2/3/4/5/6/7


C2 Register Definition 20.3. REVID: C2 Revision ID



C2 Register Definition 20.4. FPCTL: C2 Flash Programming Control



C2 Register Definition 20.5. FPDAT: C2 Flash Programming Data





20.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (/RST) and C2D (P3.0) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 20.1.




Figure 20.1. Typical C2 Pin Sharing

The configuration in Figure 20.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The /RST pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.



DOCUMENT CHANGE LIST

Revision 1.5 to Revision 1.6

- Added two part numbers: C8051F316 and C8051F317
- Changed package nomenclature from MLP to QFN.
- Chapter 1. "System Overview": Updated Table 1.1, "Product Selection Guide," on page 18, with new ordering part numbers; added block diagrams for the new parts, and updated Figure 1.13.
- Added Table 3.2, "Electrical Characteristics Quick Reference," on page 38.
- Chapter 4. "Pinout and Package Definitions": Updated Table 4.1 and added package diagrams for the new parts.
- Chapter 5."10-Bit ADC (ADC0, C8051F310/1/2/3/6 only)": Updated Figure 5.1, SFR Definition 5.1, and SFR Definition 5.2 to show behavior of new parts.
- Chapter 9. "Reset Sources": Added note to SFR Definition 9.2 describing the behavior of read-modifywrite instructions on this register; Corrected Max VDD Ramp Time to 1 mS.
- Chapter 10."Flash Memory": Updated Table 10.1 to accommodate the new parts; Added Table 10.2, "Flash Security Summary," on page 114 for clarity, replacing the Flash security summaries text.
- Chapter 13. "Port Input/Output": Updated text, Figure 13.1, Figure 13.3, Figure 13.4, and SFR Definition 13.7 through SFR Definition 13.17 to accommodate the new part numbers.
- Chapter 18. "Programmable Counter Array": In Table 18.3, corrected internal oscillator reset frequency from 3,060,000 Hz to 3,062,500 Hz.
- Chapter 20."C2 Interface": Updated C2 Register Definition 20.2 to accommodate the new part numbers. Corrected Device ID that is common to all 'F31x devices from 0x09 to 0x08; Removed references to "boundary scan" because this feature is not supported by the 'F31x devices.

Revision 1.6 to Revision 1.7

- Fixed various minor errors.
- Updated values in Table 3.1, "Global DC Electrical Characteristics," on page 36.
- Added Section "10.4. Flash Write and Erase Guidelines" on page 115.



NOTES:



CONTACT INFORMATION

Silicon Laboratories Inc.

4635 Boston Lane Austin, TX 78735 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Email: MCUinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

