


## **Technology**


# 32K x 8 BIT PROGRAMMABLE EEPROM 8023

### **PIN DIAGRAM**

		_	
A14	1	28	bvcc
A12	2	27	D WE
A7 🗆	3	26	DA13
A6 🗆	4	25	□ A8
A5 🗆	5	24	□ A9
A4 🗆	6	23	A11
A3 🗆	7	22	DOE
A2 🗆	8	21	<u> </u>
A1[	9	20	CE
A0 [	10	19	DI/07
1/00	11	18	1/06
1/01□	12	17	1/05
1/02[	13	16	1/04
V <sub>SS</sub> □	14	15	<u></u> □1/03
TOP VIEW			



### BLOCK DIAGRAM



#### **EEPROM Characteristics**

Sym	Parameter (At 125° C)	Min	Тур	Max	Units
l <sub>ti</sub>	Input Load Current			20	μΑ
I <sub>Io</sub>	Output Leakage Current			20	μΑ
I <sub>sb</sub>	V <sub>cc</sub> Standby Current CE = V <sub>cc</sub>		1	44	μΑ
Icc	V <sub>cc</sub> Active Current f = 5MHz			10	mΑ
Vii	Input Low Voltage	-0.1	ł	0.8	V
$V_{ib}$	Input High Voltage	2.0		V <sub>cc</sub> +1	V
Vol	Output Low Voltage			.45	V
Voh	Output High Voltage	2.4	1		V
Cin	Capacitance		65	75	pF
Cout	Capacitance		80	100	pF
	Access Time at 125° C			150	nS
	Access Time at 200° C			250	nS
	Endurance	10000 Write Cycles			
	Data Retention	10 Years			

### **FEATURES**

Voltage: +5V and Gnd

Operating Temperature: -55° to +200° C

Operating Current: 10mA (Typ)
Standby Current: 1.0mA (Typ)

Programming Temp: -55° to +180°C

Access Time: 250nS

### SESSAIPTION

The Bowmar/White Technology 8023 is a low-power, high-performance 32K x 8 bit non-volatile Electrically Erasable and Programmable Read Only Memory with popular, easy to use features, with data retention and readability to +200°C; and programmability to +180°C.

The 8023 is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write," the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes a method for detecting the end of a write cycle, DATA polling of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

The CMOS technology offers fast access times of 250nS at low power dissipation. When the chip is deselected, the standby current is less than 1.0mA.

### TRUTH TABLE

CE	ŌĒ	WE	MODE	1/0	POWER
L	L	Н	Read	Dout	Active
L	Н	L	Write	Din	Active
H	Х	×	Standby/Write Inhibit	High Z	Standby
X	L	X	Write Inhibit		
X	Х	Н	Write Inhibit	_	_

## 32Kx 8 BITCROGRAMMABLE FERROM # 5023

### DEVICE OPERATION

#### **READ**

The 8023 is accessed like a static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual line control gives designers increased flexibility in preventing bus contention.

### BYTE WRITE

Writing data into the 8023 is similar to writing into a static RAM. A low pulse on the WE or CE input with OE high and CE or WE low (respectively) initiates a byte write. The address location is latched on the falling edge of WE (or CE); the new data is latched on the rising edge. Internally the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Write cycle is 1mS max.

### DATA POLLING

The 8023 also utilizes DATA POLLING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the compliment of that data for I/O7 (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

### WRITE PROTEC-TION


Inadvertent writes to the device are protected against in the following ways: (a)  $V_{cc}$  sense—if  $V_{cc}$  is below 3.8V, the write function is inhibited. (b)  $V_{cc}$  power on delay—once Vcc has reached 3.8V, the device will automatically time out 5mS before allowing a byte write. (c) Write Inhibit—holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits byte write cycles.


### TIMING DIAGRAMS


WRITE CYCLE

All times are maximums unless otherwise specified.

READ CYCLE







### CASE OUTLINE



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
Α	1.250	1.550	31.8	39.4
В	0.600	0.620	15.2	15.8
С	0.375 REF.		9.5 REF.	
D	0.098	0.102	2.5	2.6
E	0.065	0.075	1.7	1.9
F	0.016	0.020	0.4	0.5
G	0.048	0.052	1.2	1.3
Н	1.294	1 306	32.9	33.2
J	0.138	0.172	3.5	4.4
K	0.160	0.180	4.1	4.6
L.	0.008	0.012	0.2	0.3
М	0 600 REF.		15.2	REF.