

April 1994 Revised January 2000

74VHC4066 Quad Analog Switch

General Description

These devices are digitally controlled analog switches utilizing advanced silicon-gate CMOS technology. These switches have low "on" resistance and low "off" leakages. They are bidirectional switches, thus any analog input may be used as an output and visa-versa. Also the 4066 switches contain linearization circuitry which lowers the "on" resistance and increases switch linearity. The 4066 devices allow control of up to 12V (peak) analog signals with digital control signals of the same range. Each switch has its own control input which disables each switch when low. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to V_{CC} and ground.

Features


- Typical switch enable time: 15 ns
- Wide analog input voltage range: 0–12V
- Low "on" resistance: 30 typ. ('4066)
- Low quiescent current: 80 µA maximum (74VHC)
- Matched switch characteristics
- Individual switch controls
- Pin and function compatible with the 74HC4066

Ordering Code:


Order Number	Package Number	Package Description
74VHC4066M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74VHC4066MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC4066N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Schematic Diagram



Truth Table

Input	Switch
CTL	I/O-O/I
L	"OFF"
Н	"ON"

Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V _{CC})	-0.5 to +15V
DC Control Input Voltage (V _{IN})	-1.5 to $V_{CC} + 1.5V$
DC Switch I/O Voltage (V _{IO})	V_{EE} – 0.5 to V_{CC} + 0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I_{CC})	±50 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Dissipation (P _D) (Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	2	12	V
DC Input or Output Voltage	0	V_{CC}	V
(V_{IN}, V_{OUT})			
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times (t _r , t _f)			
$V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
V _{CC} = 9.0V		400	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V _{CC}	T _A =25°C		T _A =-40 to 85°C	Units
Cymbol	T didilictor	Conditions	100	Тур	Guarar	nteed Limits	Oille
V _{IH}	Minimum HIGH Level		2.0V		1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	V
			9.0V		6.3	5.3	V
			12.0V		8.4	8.4	V
V _{IL}	Maximum LOW Level		2.0V		0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	V
			9.0V		2.7	2.7	V
			12.0V		3.6	3.6	V
R _{ON}	Maximum "ON" Resistance	$V_{CTL} = V_{IH}$, $I_S = 2.0 \text{ mA}$	4.5V	100	170	200	Ω
	See (Note 5)	$V_{IS} = V_{CC}$ to GND	9.0V	50	85	105	Ω
		(Figure 1)	12.0V	30	70	85	Ω
			2.0V	120	180	215	Ω
		$V_{CTL} = V_{IH}$, $I_S = 2.0 \text{ mA}$	4.5V	50	80	100	Ω
		$V_{IS} = V_{CC}$ or GND	9.0V	35	60	75	Ω
		(Figure 1)	12.0V	20	40	60	Ω
R _{ON}	Maximum "ON" Resistance	V _{CTL} = V _{IH}	4.5V	10	15	20	Ω
	Matching	$V_{IS} = V_{CC}$ to GND	9.0V	5	10	15	Ω
			12.0V	5	10	15	Ω
I _{IN}	Maximum Control	V _{IN} = V _{CC} or GND			±0.05	±0.5	μΑ
	Input Current	$V_{CC} = 2 - 6V$					
I _{IZ}	Maximum Switch "OFF"	V _{OS} = V _{CC} or GND	6.0V	10	±60	±600	nA
	Leakage Current	$V_{IS} = GND \text{ or } V_{CC}$	9.0V	15	±80	±800	nA
		V _{CTL} = V _{IL} (Figure 2)	12.0V	20	±100	±1000	nA
I _{IZ}	Maximum Switch "ON"	$V_{IS} = V_{CC}$ to GND	6.0V	10	±40	±150	nA
	Leakage Current	$V_{CTL} = V_{IH}$	9.0V	15	±50	±200	nA
		V _{OS} = OPEN (Figure 3)	12.0V	20	±60	±300	nA
I _{CC}	Maximum Quiescent	V _{IN} = V _{CC} or GND	6.0V		1.0	10	μΑ
	Supply Current	$I_{OUT} = 0 \mu A$	9.0V		2.0	20	μΑ
			12.0V		4.0	40	μΑ

Note 4: For a power supply of $5V \pm 10\%$ the worst case on resistance (R_{ON}) occurs for VHC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at $V_{CC} = 5.5V$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current occurs for CMOS at the higher voltage and so the 5.5V values should be used.

Note 5: At supply voltages (V_{CC} – GND) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.

AC Electrical Characteristics

 $V_{CC} = 2.0V - 6.0V$ $V_{EE} = 0V - 12V$, $C_L = 50$ pF (unless otherwise specified)

Symbol	Parameter	Conditions	V _{CC}	T _A =25°C		T _A =-40 to 85°C	Units
			• 66	Тур	Guara	nteed Limits	UIIIIS
t _{PHL} , t _{PLH}	Maximum Propagation		3.3V	25	30	20	ns
	Delay Switch In to Out		4.5V	5	10	13	ns
			9.0V	4	8	10	ns
			12.0V	3	7	11	ns
t _{PZL} , t _{PZH}	Maximum Switch Turn	$R_L = 1 \text{ k}\Omega$	3.3V	30	58	73	ns
	"ON" Delay		4.5V	12	20	25	ns
			9.0V	6	12	15	ns
			12.0V	5	10	13	ns
t _{PHZ} , t _{PLZ}	Maximum Switch Turn	$R_L = 1 \text{ k}\Omega$	3.3V	60	100	125	ns
	"OFF" Delay		4.5V	25	8 10 7 11 58 73 20 25 12 15 10 13	ns	
			9.0V	20	32	40	ns
			12.0V	15	30	38	
	Minimum Frequency	$R_L = 600\Omega$	4.5V	40			MHz
	Response (Figure 7)	$V_{IS} = 2 V_{PP}$ at $(V_{CC}/2)$	9.0V	100			MHz
	$20 \log(V_O/V_I) = -3 dB$	(Note 6)(Note 7)					
	Crosstalk Between	$R_L = 600\Omega$, $F = 1 \text{ MHz}$					
	any Two Switches	(Note 7)(Note 8)	4.5V	-52			dB
	(Figure 8)		9.0V	-50			dB
	Peak Control to Switch	$R_L = 600\Omega$, $F = 1 \text{ MHz}$	4.5V	100			mV
	Feedthrough Noise	$C_L = 50 pF$	9.0V	250			mV
	(Figure 9)						
	Switch OFF Signal	$R_L = 600\Omega$, $F = 1 \text{ MHz}$					
	Feedthrough	V _(CT) V _{IL}					
	Isolation	(Note 7)(Note 8)	4.5V	-42			dB
(Figure 10)		9.0V	-44			dB	
THD	Total Harmonic	$R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF},$					
	Distortion	F = 1 kHz					
	(Figure 11)	$V_{IS} = 4 V_{PP}$	4.5V	.013			%
		V _{IS} = 8 V _{PP}	9.0V	.008			%
C _{IN}	Maximum Control			5	10	10	pF
	Input Capacitance						
C _{IN}	Maximum Switch			20			pF
	Input Capacitance						
C _{IN}	Maximum Feedthrough	V _{CTL} = GND		0.5			pF
	Capacitance						
C _{PD}	Power Dissipation			15			pF
	Capacitance						

Note 6: Adjust 0 dBm for F = 1 kHz (Null R_L/R_{ON} Attenuation).

Note 7: $V_{\rm IS}$ is centered at $V_{\rm CC}/2$.

Note 8: Adjust input for 0 dBm.

AC Test Circuits and Switching Time Waveforms




FIGURE 1. "ON" Resistance





FIGURE 2. "OFF" Channel Leakage Current






FIGURE 4. t_{PHL} , t_{PLH} Propagation Delay Time Signal Input to Signal Output




FIGURE 5. t_{PZL} , t_{PLZ} Propagation Delay Time Control to Signal Output

AC Test Circuits and Switching Time Waveforms (Continued)





FIGURE 6. t_{PZH}, t_{PHZ} Propagation Delay Time Control to Signal Output



Crosstalk and Distortion Test Circuits




FIGURE 8. Crosstalk: Control Input to Signal Output




FIGURE 9. Crosstalk Between Any Two Switches

Crosstalk and Distortion Test Circuits (Continued)








FIGURE 10. Switch OFF Signal Feedthrough Isolation



Typical Performance Characteristics








Special Considerations

In certain applications the external load-resistor current may include both V_{CC} and signal line components. To avoid drawing V_{CC} current when switch current flows into the analog switch input pins, the voltage drop across the switch must not exceed 0.6V (calculated from the ON resistance).



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A

0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS 0.050 (1.270) TYP

0.008-0.010 (0.203-0.254) TYP ALL LEADS

0.004 (0.102) ALL LEAD TIPS $\frac{0.014 - 0.020}{(0.356 - 0.508)} \text{ TYP}$


M14A (REV H)

0.008 (0.203) TYP

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 5.0 ± 0.1 0.43 TYP -A-4.16 6.4 -B-3.2 0.65 0.2 C B A ALL LEAD TIPS LAND PATTERN RECOMMENDATION PIN #1 IDENT. SEE DETAIL A ALL LEAD TIPS 1.2 MAX C 0.90 +0.15 -0.10 0.09-0.20 -C-L _{0.10±0.05} R0.09 MIN NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.

- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC14RevC3



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$

 0.075 ± 0.015

(1.905 ± 0.381)

0.100 ± 0.010 (2.540 ± 0.254)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

(3.175 - 3.810)

0.014-0.023 TYP

(0.356 - 0.584)

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

0.280

(7.112) MIN

0.325 ^{+0.040} -0.015 $8.255 + 1.016 \\ -0.381$

www.fairchildsemi.com

N14A (REV F)