

October 1999 Revised November 2000

74VCXF162835

Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26 Ω Series Resistors in Outputs

General Description

The VCXF162835 low voltage 18-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow is controlled by output-enable (\overline{OE}) , latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs (I_n) to Outputs (O_n) on a Positive Edge Transition of the Clock. When \overline{OE} is LOW, the output data is enabled. When \overline{OE} is HIGH the output port is in a high impedance state.

The VCXF162835 is designed with 26Ω series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74VCXF162835 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The 74VCXF162835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintain ing low CMOS power dissipation.

Features

- Compatible with PC133 DIMM module specifications
- 1.65V-3.6V V_{CC} specifications provided
- 3.6V tolerant outputs
- \blacksquare 26 Ω series resistors in outputs
- t_{PD} (CLK to O_n)
 3.2 ns max for 3.0V to 3.6V V_{CC}
 4.1 ns max for 2.3V to 2.7V V_{CC}
 7.4 ns max for 1.65V to 1.95V V_{CC}
- Power-down high impedance outputs
- Static Drive (I_{OH}/I_{OL}) ±12 mA @ 3.0V V_{CC} ±8 mA @ 2.3V V_{CC} ±3 mA @ 1.65V V_{CC}
- Latchup performance exceeds 300 mA
- ESD performance:

Human body model > 2000V Machine model >200V

Ordering Code:

Order Number	Package Number	Package Description
74VCXF162835MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES]
74VCXF162835MTX (Note 1)		56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: Use this Order Number to receive devices in Tape and Reel.

Connection Diagram

		, ,		
NC -	1	\cup	56	-GND
NC -	2		55	-NC
01 -	3		54	⊢ ₁
GND	4		53	-GND
02 -	5		52	 l ₂
O ₃	6		51	- -l ₃
V _{cc} -	7		50	⊸∨ _{cc}
04 -	8		49	I ₄
05 -	9		48	- I ₅
o ₆ -	10		47	I ₆
GND-	11		46	_GND
07-	12		45	 1 ₇
O ₈ —	13		44	I ₈
O ₉	14		43	 -l9
O ₁₀	15		42	—I ₁₀
011-	16		41	-111
012	17		40	-1 ₁₂
GND -	18		39	- GND
O ₁₃ —	19		38	-1 ₁₃
O ₁₄ —	20		37	I ₁₄
O ₁₅ —	21		36	-1 ₁₅
V _{cc}	22		35	−v _{cc}
O ₁₆ —	23		34	۱ ₁₆
017-	24		33	I ₁₇
GND-	25		32	- GND
O ₁₈ -	26		31	- 1 ₁₈
OE -	27		30	-CLK
LE -	28		29	-GND

Pin Descriptions

Pin Names	Description
ŌĒ	Output Enable Input (Active LOW)
LE	Latch Enable Input
CLK	Clock Input
I ₁ - I ₁₈	Data Inputs
I ₁ - I ₁₈ O ₁ - O ₁₈	3-STATE Outputs

Truth Table


	Inp	Outputs		
OE	LE	CLK	In	O _n
Н	Х	Х	Х	Z
L	Н	X	L	L
L	Н	X	Н	Н
L	L	\uparrow	L	L
L	L	\uparrow	Н	Н
L	L	Н	X	O ₀ (Note 2)
L	L	L	X	O ₀ (Note 2) O ₀ (Note 3)

- L = Logic HIGH
 L = Logic LOW
 X = Don't Care, but not floating
 Z = High Impedance
 ↑ = LOW-to-HIGH Clock Transition

Note 2: Output level before the indicated steady-state input conditions were established provided that CLK was HIGH before LE went LOW.

Note 3: Output level before the indicated steady-state input conditions were established.

Logic Diagram



10 ns/V

Absolute Maximum Ratings(Note 4)

-0.5V to +4.6V Supply Voltage (V_{CC}) DC Input Voltage (V_I) -0.5V to $V_{CC} + 0.5V$ Output Voltage (V_O) Outputs 3-STATE -0.5V to +4.6VOutputs Active (Note 5) -0.5V to $V_{CC} + 0.5$ V DC Input Diode Current (I_{IK}) $V_I < -0.5V$ -50 mA $V_I > V_{CC} + 0.5V$ (Note 6) +50 mA DC Output Diode Current (I_{OK}) $V_O < 0V$ -50 mA $V_{O} > V_{CC}$ +50 mA DC Output Source/Sink Current ±50 mA (I_{OH}/I_{OL}) DC V_{CC} or Ground Current per Supply Pin (I_{CC} or Ground) ±100 mA

Storage Temperature Range (T_{STG})

Recommended Operating Conditions (Note 7)

Power Supply 1.65V to 3.6V Operating 1.2V to 3.6V Data Retention Only Input Voltage -0.3V to V_{CC} Output Voltage (V_O) Output in Active States $\rm OV$ to $\rm V_{CC}$ Output in 3-STATE 0V to 3.6V Output Current in I_{OH}/I_{OL} $V_{CC} = 3.0V$ to 3.6V±12 mA $V_{CC} = 2.3V$ to 2.7V±8 mA $V_{CC} = 1.65V \text{ to } 2.3V$ ±3 mA Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the condi-

Note 5: In Absolute Maximum Rating must be observed.

Note 6: Inputs do not have over-voltage tolerance.

tions for actual device operation.

Note 7: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics (2.7V < $V_{\mbox{\footnotesize CC}} \leq$ 3.6V)

 $-65^{\circ}C$ to $+150^{\circ}C$

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7–3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7–3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7–3.6	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -8 \text{ mA}$	3.0	2.4		Ī
		I _{OH} = -12 mA	3.0	2.2		Ī
V _{OL} LOW Level Output Voltage	LOW Level Output Voltage	I _{OL} = 100 μA	2.7–3.6		0.2	V
		I _{OL} = 6mA	2.7		0.4	
		I _{OL} = 8 mA	3.0		0.55	
		I _{OL} = 12mA	3.0		0.8	
I	Input Leakage Current	V _I = V _{CC} or GND	2.7-3.6		±5.0	μΑ
l _{OZ}	3-STATE Output Leakage	0V ≤ V _O ≤ 3.6V	2.7–3.6		±10	
		$V_I = V_{IH}$ or V_{IL}	2.7-3.0			μΑ
I _{OFF}	Power Off Leakage Current	0V ≤ (V _O) ≤ 3.6V	0		10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.7–3.6		20	μА
		$V_{CC} \le (V_O) \le 3.6V \text{ (Note 8)}$	2.7-3.6		±20	
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μΑ

Note 8: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (2.3V \leq $V_{CC} \leq$ 2.7V)

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
Symbol	Falametei	Conditions	(V)	IVIIII	WIGA	Omits
V _{IH}	HIGH Level Input Voltage		2.3-2.7	1.6		V
V _{IL}	LOW Level Input Voltage		2.3–2.7		0.7	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3–2.7	V _{CC} - 0.2		
		$I_{OH} = -3 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -8 \text{ mA}$	2.3	1.7		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3-2.7		0.2	
		I _{OL} = 6 mA	2.3		0.4	V
		I _{OL} = 8 mA	2.3		0.6	
II	Input Leakage Current	V _I = V _{CC} or GND	2.3-2.7		±5.0	μΑ
l _{OZ}	3-STATE Output Leakage	0V ≤ V _O ≤ 3.6V	2.3–2.7		±10	μА
		$V_I = V_{IH}$ or V_{IL}	2.3-2.1		±10	μА
I _{OFF}	Power Off Leakage Current	$0V \le (V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3–2.7		20	^
		V _{CC} ≤ (V _O) ≤ 3.6V (Note 9)	2.5-2.1		±20	μΑ

Note 9: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V \leq $V_{\mbox{\footnotesize CC}} < 2.3\mbox{\footnotesize V})$

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
V _{IL}	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		V
		$I_{OH} = -3 \text{ mA}$	1.65	1.25		•
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	V
		I _{OL} = 3 mA	1.65		0.3	V
I	Input Leakage Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		±5.0	μΑ
l _{OZ}	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	1.65 - 2.3		±10	μА
		$V_I = V_{IH}$ or V_{IL}	1.03 - 2.3	1.03 - 2.3		μΛ
I _{OFF}	Power Off Leakage Current	0V ≤ (V _O) ≤ 3.6V	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	165-23		20	μА
		V _{CC} ≤ (V _O) ≤ 3.6V (Note 10)	1.65 - 2.3	2.3	±20	μΛ

Note 10: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 11)

			T _A = -40	°C to +85°C,	C _L = 30 pF, F	$R_L = 500\Omega$				
Symbol	Parameter	$\rm V_{CC}=3.3V\pm0.3V$		$\rm V_{CC}=2.5\pm0.2V$		$V_{CC}=1.8\pm0.15V$		Units		
		Min	Max	Min	Max	Min	Max			
f _{MAX}	Maximum Clock Frequency	250		200		100		MHz		
t _{PHL} , t _{PLH}	Propagation Delay	0.6	3.1	0.8	4.0	1.5	7.2	ns		
	Bus to Bus		3.1	0.6	4.0	1.5	7.2	115		
t _{PHL} , t _{PLH}	Propagation Delay	1.0	3.2	1.5	4.1	2.0	7.4	ns		
	Clock to Bus	1.0	3.2	1.5	4.1	2.0	7.4	115		
t _{PHL} , t _{PLH}	Propagation Delay	0.6	3.7	0.8	4.7	1.5	8.5	ns		
	LE to Bus	0.6	3.7	0.6	4.7	1.5	6.5	115		
t _{PZL} , t _{PZH}	Output Enable Time	0.6	4.3	0.8	5.9	1.5	9.8	ns		
t _{PLZ} , t _{PHZ}	Output Disable Time	0.6	4.2	0.8	4.7	1.5	7.9	ns		
t _S	Setup Time	1.5		1.5		2.5		ns		
t _H	Hold Time	0.7		0.7		1.0		ns		
t _W	Pulse Width	1.5		1.5		4.0		ns		
t _{OSHL}	Output to Output Skew		0.5		0.5		0.75	ns		
t _{OSLH}	(Note 12)		0.5		0.5		0.73	115		

Note 11: For $C_L = 50 pF$, add approximately 300ps to the AC maximum specification.

Note 12: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

AC Electrical Characteristics Over Load (Note 13)

		$T_A = -0^{\circ}\text{C to } +85^{\circ}\text{C}, R_L = 500\Omega \text{ V}_{CC} = 3.3\text{V} \pm 03\text{V}$ $C_L = 50 \text{ pF}$		
Symbol	Parameter			Units
		Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus	1.0	3.4	ns
t _{PHL} , t _{PLH}	Propagation Delay Clock to Bus	1.4	3.5	ns
t _{PHL} , t _{PLH}	Propagation Delay LE to Bus	1.0	4.0	ns
t_{PZL} , t_{PZH}	Output Enable Time	1.0	4.6	ns
t_{PLZ} , t_{PHZ}	Output Disable Time	1.0	4.5	ns
t _S	Setup Time	1.0		ns
t _H	Hold Time	0.6		ns

Note 13: Characterized only.

Dynamic Switching Characteristics

Symbol	Parameter Conditions		V _{CC}	T _A =+25°C	Units
- Cyllibol	T arameter	Conditions	(V)	Typical	Omia
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.40	V
			3.3	0.55	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.40	V
			3.3	-0.55	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.35	
			2.5	1.80	V
			3.3	2.30	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units	
Gymbol	T arameter	Conditions	Typical	Onits	
C _{IN}	Input Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	3.5	pF	
C _{I/O}	Input/Output Capacitance	$V_{I} = 0V$, or V_{CC} , $V_{CC} = 1.8V$, 2.5V or 3.3V	5.5	pF	
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	13	pF	

I_{OUT} - V_{OUT} Characteristics




FIGURE 1. Characteristics for Output - Pull Up Drive




FIGURE 2. Characteristics for Output - Pull Down Driver

AC Loading and Waveforms




FIGURE 3. AC Test Circuit

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$; V_{CC} x 2 at $V_{CC} = 2.5 \pm 0.2V$; 1.8V to $\pm 0.15V$
t _{PZH} , t _{PHZ}	GND




FIGURE 4. Waveform for Inverting and Non-inverting Functions $t_{_{f}}=t_{_{f}}\leq2.0ns,\,10\%\ to\ 90\%$




FIGURE 5. 3-STATE Output High Enable and Disable Times for Low Voltage Logic $t_r=t_f\leq 2.0ns,\,10\%\ to\ 90\%$




FIGURE 6. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic $t_r=t_f\!\le\!2.0ns,\,10\%$ to 90%

Symbol	V _{CC}		
	$\textbf{3.3V} \pm \textbf{0.3V}$	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8 ± 0.15V
V_{mi}	1.5V	V _{CC} /2	V _{CC} /2
V_{mo}	1.5V	V _{CC} /2	V _{CC} /2
V_{x}	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V
V _v	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V

Outputs

Physical Dimensions inches (millimeters) unless otherwise noted -A-8.1 (9.2 TYP) 6.1 ± 0.1 -B-(5.6 TYP) 4.05 □0.2 | C | B | A | (0.3 TYP) ALL LEAD TIPS (0.5 TYP) LAND PATTERN RECOMMENDATION △ 0.1 C SEE DETAIL A ALL LEAD TIPS (0.90)+ 0.5 TYP - 0.17 - 0.27 TYP 0.10 ± 0.05 TYP 0.09-0.20 TYP 0.13M A BS CS GAGE PLANE **-0.25** SEATING PLANE 0.60 +0.15 DETAIL A TYPICAL MTD56 (REV B)

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com