FAIRCHILD

SEMICONDUCTOR ™

May 1993
Revised March 1999

74LVX174
Low Voltage Hex D-Type Flip-Flop with Master Reset

General Description

The LVX174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

Features

■ Input voltage level translation from 5V to 3V
■ Ideal for low power/low noise 3.3V applications
■ Guaranteed simultaneous switching noise level and dynamic threshold performance

Ordering Code:

Order Number	Package Number	Package Description
74LVX174M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVX174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX174MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols

IEEE/IEC

Connection Diagram

Pin Descriptions

Pin Names	Description
D_0–D_5	Data Inputs
CP	Clock Pulse Input
$\overline{MR}$	Master Reset Input
Q_0–Q_5	Outputs

Truth Table

Operating Mode	Inputs			Outputs
	$\overline{MR}$	CP	D_n	Q_n
Reset (Clear)	L	X	X	L
Load '1'	H	$\diagup$	H	H
Load '0'	H	$\diagup$	L	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
$\diagup$ = LOW-to-HIGH Transition

Logic Diagram

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_I = −0.5V$	−20 mA
DC Input Voltage (V_I)	−0.5V to 7V
DC Output Diode Current (I_{OK})	
$V_O = −0.5V$	−20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)	−0.5V to V_{CC} + 0.5V
DC Output Source	
or Sink Current (I_O)	±25 mA
DC V_{CC} or Ground Current	
(I_{CC} or I_{GND})	±50 mA
Storage Temperature (T_{STG})	−65°C to +150°C
Power Dissipation (P_D)	180 mW

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC})	2.0V to 3.6V
Input Voltage (V_I)	0V to 5.5V
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	−40°C to +85°C
Input Rise and Fall Time ($\Delta t/\Delta V$)	0 ns/V to 100 ns/V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC}	$T_A = +25°C$			$T_A = −40°C$ to $+85°C$		Units	Conditions	
			Min	Typ	Max	Min	Max			
V_{IH}	HIGH Level	2.0	1.5			1.5				
	Input Voltage	3.0	2.0			2.0		V		
		3.6	2.4			2.4				
V_{IL}	LOW Level	2.0			0.5		0.5			
	Input Voltage	3.0			0.8		0.8	V		
		3.6			0.8		0.8			
V_{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IL}$ or V_{IH}	$I_{OH} = −50$ μA
	Output Voltage	3.0	2.9	3.0		2.9		V		$I_{OH} = −50$ μA
		3.0	2.58			2.48				$I_{OH} = −4$ mA
V_{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IL}$ or V_{IH}	$I_{OL} = 50$ μA
	Output Voltage	3.0		0.0	0.1		0.1	V		$I_{OL} = 50$ μA
		3.0			0.36		0.44			$I_{OL} = 4$ mA
I_{IN}	Input Leakage Current	3.6			±0.1		±1.0	μA	$V_{IN} = 5.5V$ or GND	
I_{CC}	Quiescent Supply Current	3.6			4.0		40.0	μA	$V_{IN} = V_{CC}$ or GND	

Noise Characteristics (Note 3)

Symbol	Parameter	V_{CC} (V)	$T_A = 25°C$		Units	C_L (pF)
			Typ	Limit		
V_{OLP}	Quiet Output Maximum Dynamic V_{OL}	3.3	0.3	0.5	V	50
V_{OLV}	Quiet Output Minimum Dynamic V_{OL}	3.3	−0.3	−0.5	V	50
V_{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50
V_{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3		0.8	V	50

Note 3: (Input $t_r = t_f = 3$ ns)

74LVX174

AC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = +25°C$ Min	$T_A = +25°C$ Typ	$T_A = +25°C$ Max	$T_A = -40°C$ to $+85°C$ Min	$T_A = -40°C$ to $+85°C$ Max	Units	C_L (pF)
t_{PLH}	Propagation	2.7		7.6	14.5	1.0	17.5	ns	15
t_{PHL}	Delay Time			10.1	18.0	1.0	21.0		50
	CP to Q_n	3.3 ± 0.3		5.9	9.3	1.0	11.0		15
				8.4	12.8	1.0	14.5		50
t_{PHL}	Propagation Delay	2.7		7.9	15.0	1.0	18.5	ns	15
	$\overline{MR}$ to Q_n			10.4	18.5	1.0	22.0		50
		3.3 ± 0.3		6.2	9.7	1.0	11.5		15
				8.7	13.2	1.0	15.0		50
t_S	Setup Time	2.7	7.5			8.5		ns	
	D_n to CP	3.3 ± 0.3	5.0			6.0			
t_H	Hold Time	2.7	0			0			
	D_n to CP	3.3 ± 0.3	0			0			
t_{REC}	Removal Time	2.7	4.5			4.5		ns	
	$\overline{MR}$ to CP	3.3 ± 0.3	3.0			3.0			
t_W	Clock Pulse	2.7	6.5			7.5			
	Width	3.3 ± 0.3	5.0			5.0			
t_W	$\overline{MR}$ Pulse	2.7	6.5			7.5		ns	
	Width	3.3 ± 0.3	5.0			5.0			
f_{MAX}	Maximum Clock	2.7	65	130		55		MHz	15
	Frequency		45	60		40			50
		3.3 ± 0.3	115	180		95			15
			65	95		55			50
t_{OSLH}	Output to Output	2.7			1.5		1.5	ns	50
t_{OSHL}	Skew (Note 4)	3.3			1.5		1.5		

Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$

Capacitance

| Symbol	Parameter	$T_A = +25°C$ Min	$T_A = +25°C$ Typ	$T_A = +25°C$ Max	$T_A = -40°C$ to $+85°C$ Min	$T_A = -40°C$ to $+85°C$ Max	Units
C_{IN}	Input Capacitance		4	10		10	pF
C_{PD}	Power Dissipation Capacitance (Note 5)		29				pF

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: $I_{CC(opr.)} = \dfrac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{4 \text{ (per F/F)}}$

# Physical Dimensions inches (millimeters) unless otherwise noted

0.386 – 0.394
(9.804 – 10.00)

16 15 14 13 12 11 10 9

0.228 – 0.244
(5.791 – 6.198)

30°
TYP

LEAD NO.1
IDENT

1 2 3 4 5 6 7 8

0.010
(0.254) MAX

0.150 – 0.157
(3.810 – 3.988)

0.010 – 0.020
(0.254 – 0.508) × 45°

8° MAX TYP
ALL LEADS

0.008 – 0.010
(0.203 – 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 – 0.050
(0.406 – 1.270)
TYP ALL LEADS

0.053 – 0.069
(1.346 – 1.753)

0.004 – 0.010
(0.102 – 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.014 – 0.020
(0.356 – 0.508) TYP

M16A (REV H)

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A

16   9

0.295 – 0.319
(7.5 – 8.1)

0.205 – 0.213
(5.2 – 5.4)

1   8

0.394 – 0.402
(10.0 – 10.2)

(0.71)
(1.8)

0.067 – 0.083
(1.7 – 2.1)

0.006 (0.15)

SEATING
PLANE

0.050
(1.27) TYP

0.014 – 0.020
(0.35 – 0.50) TYP

0.000 – 0.010
(0 – 0.25)

0.006 – 0.010
(0.15 – 0.25) TYP

0° – 8° TYP

(0.049
(1.25) TYP)

0.016 – 0.031
(0.4 – 0.8) TYP

M16D (REV B)

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS METRIC ONLY

7.72 TYP.

4.16 TYP.

(1.78 TYP)

0.42 TYP

0.65 TYP

LAND PATTERN RECOMMENDATION

5.0 ± 0.1

-A-

16   9

6.4

4.4 ± 0.1

-B-

3.2

GAGE PLANE

0.25

SEATING PLANE

0°–8°   0.6 ± 0.1

1   8

⌒ 0.2 C B A
ALL LEAD TIPS

DETAIL A
TYPICAL, SCALE: 40X

PIN #1 IDENT.

⌒ 0.1 C
ALL LEAD TIPS

SEE DETAIL A

(0.90)

1.1 MAX TYP

-C-

0.65 TYP

0.10 ± 0.05 TYP

0.19 – 0.30 TYP

0.09–0.20 TYP

⊕ 0.13 Ⓜ A B Ⓢ C Ⓢ

MTC16 (REV C)

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16

LIFE SUPPORT POLICY

www.fairchildsemi.com