

# 74LVQ573

# Low Voltage Octal Latch with 3-STATE Outputs

# **General Description**

The LVQ573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable  $(\overline{\text{OE}})$  inputs. The LVQ573 is functionally identical to the LVQ373 but with inputs and outputs on opposite sides of the package.

## **Features**


- Ideal for low power/low noise 3.3V applications
- Implements patented EMI reduction circuitry
- Available in SOIC JEDEC, SOIC EIAJ, and QSOP packages
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Guaranteed incident wave switching into 75Ω
- 4 kV minimum ESD immunity


# **Ordering Code:**

	Order Number	Package Number	Package Description
74LVQ573SC M20B 2			20-Lead (0.300" Wide) Molded Small Outline Package, SOIC, JEDEC
	74LVQ573SJ M20D		20-Lead Molded Shrink Small Outline Package, SOIC, EIAJ
	74LVQ573QSC	MQA20	20-Lead (0.150" Wide) Molded Shrink Small Outline Package, SSOP, JEDEC


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

# **Logic Symbols**





# **Connection Diagram**



## **Pin Descriptions**

Pin Names	Description				
D <sub>0</sub> -D <sub>7</sub>	Data Inputs				
LE	Latch Enable Input				
ŌĒ	3-STATE Output Enable Input				
O <sub>0</sub> -O <sub>7</sub>	3-STATE Latch Outputs				

## **Truth Table**

	Outputs		
ŌĒ	LE	D	O <sub>n</sub>
L	Н	Н	Н
L	Н	L	L
L	L	Х	O <sub>o</sub>
Н	×	Х	z


H = HIGH Voltage L = LOW Voltage Z = High Impedance

X = Immaterial  $O_0 = Previous O_0$  before HIGH-to-LOW transition of Latch Enable

# **Functional Description**

The LVQ573 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_{\rm n}$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D-type input changes. When LE is LOW the latches store the information that was present on the D-type inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output En able  $(\overline{OE})$  input. When  $\overline{OE}$  is LOW, the buffers are enabled. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## **Absolute Maximum Ratings** (Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (IIK)

 $\begin{array}{c} {\rm V_I = -0.5V} & -20 \; {\rm mA} \\ {\rm V_I = V_{CC} + 0.5V} & +20 \; {\rm mA} \\ {\rm DC \; Input \; Voltage \; (V_I)} & -0.5V \; {\rm to \; V_{CC} + 0.5V} \\ \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} = -0.5V$  -20 mA  $V_{O} = V_{CC} + 0.5V$  +20 mA

DC Output Voltage ( $V_O$ ) -0.5V to  $V_{CC}$  + 0.5V

DC Output Source

or Sink Current (I<sub>O</sub>) ±50 mA

DC  $\rm V_{\rm CC}$  or Ground

 $\begin{array}{ll} & \text{Current (I}_{\text{CC}} \text{ or I}_{\text{GND}}) & \pm 400 \text{ mA} \\ & \text{Storage Temperature (T}_{\text{STG}}) & -65^{\circ}\text{C to +150}^{\circ}\text{C} \end{array}$ 

DC Latch-Up Source or

Sink Current ±300 mA

# Recommended Operating Conditions (Note 2)

Minimum Input Edge Rate (ΔV/Δt)

 $V_{\text{IN}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 3.0V 125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C	Units	Conditions	
			Тур	Typ Guaranteed Limits				
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V	
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V	
V <sub>OH</sub>	Minimum High Level	3.0	2.99	2.9	2.9	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	3.0		2.58	2.48	V	$V_{IN} = V_{IL}$ or $V_{IH}$ (Note 3) $I_{OH} = -12$ mA	
V <sub>OL</sub>			0.002	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
	Output Voltage	3.0		0.36	0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 3)}$ $I_{OL} = 12 \text{ mA}$	
I <sub>IN</sub>	Maximum Input Leakage Current	3.6		±0.1	±1.0	μА	V <sub>I</sub> = V <sub>CC</sub> , GND	
I <sub>OLD</sub>	Minimum Dynamic	3.6			36	mA	V <sub>OLD</sub> = 0.8 V <sub>Max</sub> (Note 5)	
I <sub>OHD</sub>	Output Current (Note 4)	3.6			-25	mA	V <sub>OHD</sub> = 2.0V V <sub>Min</sub> (Note 5)	
I <sub>CC</sub>	Maximum Quiescent Supply Current	3.6		4.0	40.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND	
I <sub>OZ</sub>	3-STATE Leakage Curent	3.6		±0.25	±2.5	μА	$ \begin{vmatrix} V_{I}(\overline{OE}) = V_{IL}, V_{IH} \\ V_{I} = V_{CC}, GND \\ V_{O} = V_{CC}, GND \end{vmatrix} $	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	0.4	0.8		V	(Notes 6, 7)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	-0.4	-0.8		V	(Notes 6, 7)	
V <sub>IHD</sub>	Maximum High Level Dynamic Input Voltage	3.3	1.6	2.0		V	(Notes 6, 8)	
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	3.3	1.6	0.8		V	(Notes 6, 8)	

Note 3: All outputs loaded: thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as  $75\Omega$  for commercial temperature range is guaranteed for.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n – 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>), f = 1 MHz.

# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Units
			Min	Тур	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	2.7	2.5	10.2	14.8	2.5	16.0	ns
t <sub>PLH</sub>	D <sub>n</sub> to O <sub>n</sub>	3.3 ±0.3	2.5	8.5	10.5	2.5	11.0	
t <sub>PLH</sub>	Propagation Delay	2.7	2.5	10.2	16.9	2.5	18.0	ns
t <sub>PHL</sub>	LE to O <sub>n</sub>	3.3 ±0.3	2.5	8.5	12.0	2.5	12.5	
t <sub>PZL</sub>	Output Enable Time	2.7	2.5	10.2	18.3	2.5	19.0	ns
$t_{PZH}$		3.3 ±0.3	2.5	8.5	13.0	2.5	13.5	
t <sub>PHZ</sub>	Output Disable Time	2.7	1.0	10.8	20.4	1.0	21.0	ns
$t_{PLZ}$		3.3 ±0.3	1.0	9.0	14.5	1.0	15.0	
t <sub>OSHL</sub>	Output to Output Skew (Note 9)	2.7		1.0	1.5		1.5	ns
t <sub>OSLH</sub>	D <sub>n</sub> to O <sub>n</sub>	3.3 ±0.3		1.0	1.5		1.5	

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.


# **AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	Units
			Тур	Guar	anteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW	2.7	0	4.0	4.5	ns
	D <sub>n</sub> to LE	3.3 ±0.3	0	3.0	3.0	
t <sub>H</sub>	Hold Time, HIGH or LOW	2.7	0	1.5	1.5	ns
	D <sub>n</sub> to LE	3.3 ±0.3	0	1.5	1.5	
t <sub>W</sub>	LE Pulse Width, HIGH	2.7	2.4	5.0	6.0	ns
		3.3 ±0.3	2.0	4.0	4.0	


# Capacitance

Symbol	Parameter	Тур	Units	Conditions	
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = Open	
C <sub>PD</sub> (Note 10)	Power Dissipation Capacitance	37	pF	V <sub>CC</sub> = 3.3V	

Note 10: C<sub>PD</sub> is measured at 10 MHz.



# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead (0.150" Wide) Molded Shrink Small Outline Package, SSOP, JEDEC (also known as QSOP)
Package Number MQA20

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into
  the body, or (b) support or sustain life, and (c) whose
  failure to perform when properly used in accordance
  with instructions for use provided in the labeling, can
  be reasonably expected to result in a significant injury
  to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### Fairchild Semiconductor Corporation Americas

Customer Response Center Tel: 1-888-522-5372 Fax: 972-910-8036

### Fairchild Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

### Fairchild Semiconductor Hong Kong Ltd. 8/F Room 808 Empire Centre

8/F Room 808 Empire Centre 68 Mody Road, Tsimshatsui East Kowloon, Hong Kong Tel: 852-2722-8338 Fax: 852-2722-8383

### Fairchild Semiconductor Japan Ltd. 4F, Natsume BI,

4F, Natsume BI, 2-18-6 Yushima, Bunkyo-ku, Tokyo 113-0034, Japan Tel: 81-3-3818-8840 Fax: 81-3-3818-8450

www.fairchildsemi.com