Signetics

74LS256 Latch

Dual 4-Bit Addressable Latch Product Specification

Logic Products

FEATURES

- Combines dual demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common Clear input
- Useful as dual 1-of-4 active HIGH decoder

DESCRIPTION

The '256 dual addressable latch has four distinct modes of operation and are selectable by controlling the Clear and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states.

In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable

| ТҮРЕ | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|---------|---------------------------|--------------------------------|
| 74LS256 | 19ns | 22mA |

ORDERING CODE

| PACKAGES | COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C |
|---------------|---|
| Plastic DIP | N74LS256N |
| Plastic SO-16 | N74LS256D |

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS | DESCRIPTION | 74LS |
|-------|-------------|--------|
| Ē | Input | 2LSul |
| Other | Inputs | 1LSul |
| All | Outputs | 10LSul |


NOTE

A 74LS unit load (LSul) is 20 µA IIH and -0.4mA IIL


should be held HIGH (inactive) while the address lines are changing. In the dual 1-of-4 decoding or demultiplexing mode $(\overline{CLR} = \overline{E} = LOW)$, addressed outputs will follow the level of the D inputs, with

all other outputs LOW. In the clear mode, all outputs are LOW and unaffected by the Address and Data inputs.


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



MODE SELECT—FUNCTION TABLE

| OPERATING | | INPUTS | | | OUTPUTS | | | | |
|--|-------------|-------------|-------------|-------------|----------------|-------------------------|---|---|---|
| MODE | CLR | Ē | D | Ao | A ₁ | Q ₀ | Q ₁ | Q ₂ | Q ₃ |
| Clear | L | н | Х | Х | х | L | L | L | L |
| Demultiplex (active HIGH) decoder when D = H) | L L L | L L L | d d d | H L H | L H H | Q = d L L L | L Q≠d L L | L L Q = d L | L L Q = d |
| Store (do nothing) | н | н | × | х | х | 90 | 91 | 92 | q ₃ |
| Addressable latch | H H H | L L L | d d d | L H L | L L H | Q = d qo qo qo | q ₁ Q = d q ₁ q ₁ | q ₂ q ₂ Q = d q ₂ | q ₃ q ₃ q ₃ Q = d |

H = HIGH voltage level steady state.

L = LOW voltage level steady state.

X = Don't care.

d = HIGH or LOW data one set-up time prior to the LOW-to-HIGH Enable transition.

 $^{{\}sf q}$ = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

| | PARAMETER | 74LS | UNIT |
|------------------|--|--------------------------|------|
| Vcc | Supply voltage | 7.0 | V |
| V _{IN} | Input voltage | -0.5 to +7.0 | ٧ |
| I _{IN} | Input current | -30 to +1 | mA |
| V _{OUT} | Voltage applied to output in HIGH output state | -0.5 to +V _{CC} | ٧ |
| TA | Operating free-air temperature range | 0 to 70 | °C |

RECOMMENDED OPERATING CONDITIONS

| | DADAMETED | | 74LS | | | |
|-----------------|--------------------------------|------|-------------|------|----|--|
| | PARAMETER | Min | Min Nom Max | | | |
| V _{CC} | Supply voltage | 4.75 | 5.0 | 5.25 | V | |
| V _{IH} | HIGH-level input voltage | 2.0 | | | V | |
| V _{IL} | LOW-level input voltage | | | +0.8 | ٧ | |
| lik | Input clamp current | | | -18 | mA | |
| Гон | HIGH-level output current | | | -400 | μΑ | |
| l _{OL} | LOW-level output current | | | 8 | mA | |
| TA | Operating free-air temperature | 0 | | 70 | °C | |

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

| PARAMETER | | | | | 74256 | | |
|------------------|--|--|-----------------------|-----|------------------|------|------|
| | | TEST CONDITIONS ¹ | | Min | Typ ² | Max | UNIT |
| V _{OH} | HIGH-level output voltage | V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX | | | | | ٧ |
| | | V _{CC} = MIN, | I _{OL} = MAX | | | 0.5 | ٧ |
| V _{OL} | OL LOW-level output voltage $V_{IH} = MIN, V_{IL} = MAX$ | I _{OL} = 4mA | | | 0.4 | ٧ | |
| V _{IK} | Input clamp voltage | $V_{CC} = MIN, I_i = I_{IK}$ | | | | -1.5 | ٧ |
| l _l | Input current at maximum input voltage | V _{CC} = MAX, V _I = 7.0V | | | | 1.0 | mA |
| | IIION I continue to the contin | V 144V V 0.7V | E input | | | 40 | μΑ |
| I _{IH} | HIGH-level input current | $V_{CC} = MAX, V_1 = 2.7V$ | Other inputs | | | 20 | μΑ |
| | 1 OM I and in a second | E input | E input | | | -0.8 | mA |
| I _I L | LOW-level input current $V_{CC} = MAX, V_I = 0.4V$ | | Other inputs | | | -0.4 | mA |
| los | Short-circuit output current ³ | V _{CC} = MAX | | -15 | | -100 | mA |
| Icc | Supply current (total) | V _{CC} = MAX | | | 22 | 36 | mA |

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Signetics Logic Products Product Specification

Latch 74LS256

AC ELECTRICAL CHARACTERISTICS TA = 25°C, V_{CC} = 5.0V

| | | | 74 | | |
|--------------------------------------|--|-----------------|---------------------------------------|----------|------|
| PARAMETER | | TEST CONDITIONS | $C_L = 15 pF, R_L = 2 k\Omega$ | | TINU |
| | | | Min | Max | |
| t _{PLH} t _{PHL} | Propagation delay Enable to output | Waveform 1 | | 35 24 | ns |
| t _{PLH} t _{PHL} | Propagation delay Data to output | Waveform 2 | | 32 21 | ns |
| t _{PLH} t _{PHL} | Propagation delay Address to output | Waveform 3 | | 38 29 | ns |
| tehl | Propagation delay, Clear to output | Waveform 4 | · · · · · · · · · · · · · · · · · · · | 27 | ns |

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V


| PARAMETER | | TEAT COMPLETIONS | 74 | | |
|--------------------|---|------------------|-----|-----|------|
| | | TEST CONDITIONS | Min | Max | UNIT |
| t _W | Enable pulse width | Waveform 1 | 15 | | ns |
| tw | Clear pulse width | Waveform 4 | 15 | | ns |
| t _S (H) | Set-up time HIGH, Data to Enable | Waveform 5 | 15 | | ns |
| t _h (H) | Hold time HIGH, Data to Enable | Waveform 5 | 0 | | ns |
| t _S (L) | Set-up time LOW, Data to Enable | Waveform 5 | 15 | | ns |
| t _h (L) | Hold time LOW, Data to Enable | Waveform 5 | 0 | | ns |
| ts | Set-up time, Address to Enable ^(a) | Waveform 6 | 15 | | ns |
| th | Hold time, Address to Enable(b) | Waveform 6 | 0 | | ns |

NOTE:


a. The Address to Enable set-up time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.


b. The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 H_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.
D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

| FAMILY | INPUT PULSE REQUIREMENTS | | | | | | | |
|--------|--------------------------|-----------|-------------|-------|------------------|--|--|--|
| FAMILY | Amplitude | Rep. Rate | Pulse Width | tTLH | t _{THL} | | | |
| 74 | 3.0V | 1MHz | 500ns | 7ns | 7ns | | | |
| 74LS | 3.0V | 1MHz | 500ns | 15ns | 6ns | | | |
| 74S | 3.0V | 1MHz | 500ns | 2.5ns | 2.5ns | | | |