

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT237**

### 3-to-8 line decoder/demultiplexer with address latches

Product specification  
File under Integrated Circuits, IC06

December 1990

## 3-to-8 line decoder/demultiplexer with address latches

**74HC/HCT237**

### FEATURES

- Combines 3-to-8 decoder with 3-bit latch
- Multiple input enable for easy expansion or independent controls
- Active HIGH mutually exclusive outputs
- Output capability: standard
- $I_{CC}$  category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT237 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT237 are 3-to-8 line decoder/demultiplexers with latches at the three address inputs ( $A_n$ ). The "237" essentially combines the 3-to-8 decoder function with a 3-bit storage latch. When the latch is enabled ( $\overline{LE} = \text{LOW}$ ), the "237" acts as a 3-to-8 active LOW decoder. When the latch enable ( $\overline{LE}$ ) goes from LOW-to-HIGH, the last data present at the inputs before this transition, is stored in the latches. Further address changes are ignored as long as  $\overline{LE}$  remains HIGH.

The output enable input ( $\overline{E}_1$  and  $E_2$ ) controls the state of the outputs independent of the address inputs or latch operation. All outputs are HIGH unless  $\overline{E}_1$  is LOW and  $E_2$  is HIGH.

The "237" is ideally suited for implementing non-overlapping decoders in 3-state systems and strobed (stored address) applications in bus oriented systems.

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f = 6 \text{ ns}$

| SYMBOL              | PARAMETER  | CONDITIONS                                  | TYPICAL              |                      | UNIT                 |
|---------------------|--|---|----------------------|----------------------|----------------------|
|                     |  |   | HC                   | HCT                  |                      |
| $t_{PHL} / t_{PLH}$ | propagation delay<br>$A_n$ to $Y_n$<br>$\overline{LE}$ to $Y_n$<br>$\overline{E}_1$ to $Y_n$<br>$E_2$ to $Y_n$ | $C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$ | 16<br>19<br>14<br>14 | 19<br>21<br>17<br>17 | ns<br>ns<br>ns<br>ns |
| $C_I$               | input capacitance  |   | 3.5                  | 3.5                  | pF                   |
| $C_{PD}$            | power dissipation capacitance per package  | notes 1 and 2                               | 60                   | 63                   | pF                   |

### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz

$f_o$  = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

$C_L$  = output load capacitance in pF

$V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = \text{GND to } V_{CC}$   
For HCT the condition is  $V_I = \text{GND to } V_{CC} - 1.5 \text{ V}$

### ORDERING INFORMATION




See "*74HC/HCT/HCU/HCMOS Logic Package Information*".

# 3-to-8 line decoder/demultiplexer with address latches

74HC/HCT237

**PIN DESCRIPTION**

| PIN NO.                      | SYMBOL                           | NAME AND FUNCTION               |
|------------------------------|----------------------------------|---------------------------------|
| 1, 2, 3                      | A <sub>0</sub> to A <sub>2</sub> | data inputs                     |
| 4                            | LE                               | latch enable input (active LOW) |
| 5                            | Ē <sub>1</sub>                   | data enable input (active LOW)  |
| 6                            | E <sub>2</sub>                   | data enable input (active HIGH) |
| 8                            | GND                              | ground (0 V)                    |
| 15, 14, 13, 12, 11, 10, 9, 7 | Y <sub>0</sub> to Y <sub>7</sub> | multiplexer outputs             |
| 16                           | V <sub>CC</sub>                  | positive supply voltage         |



# 3-to-8 line decoder/demultiplexer with address latches

74HC/HCT237




Fig.4 Functional diagram.

## FUNCTION TABLE

| INPUTS |             |       |                |                |                | OUTPUTS        |                |                |                |                |                |                |                |
|--------|-------------|-------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| LE     | $\bar{E}_1$ | $E_2$ | A <sub>0</sub> | A <sub>1</sub> | A <sub>2</sub> | Y <sub>0</sub> | Y <sub>1</sub> | Y <sub>2</sub> | Y <sub>3</sub> | Y <sub>4</sub> | Y <sub>5</sub> | Y <sub>6</sub> | Y <sub>7</sub> |
| H      | L           | H     | X              | X              | X              | stable         |                |                |                |                |                |                |                |
| X      | H           | X     | X              | X              | X              | L              | L              | L              | L              | L              | L              | L              | L              |
| X      | X           | L     | X              | X              | X              | L              | L              | L              | L              | L              | L              | L              | L              |
| L      | L           | H     | L              | L              | L              | H              | L              | L              | L              | L              | L              | L              | L              |
| L      | L           | H     | H              | L              | L              | L              | H              | L              | L              | L              | L              | L              | L              |
| L      | L           | H     | L              | H              | L              | L              | L              | H              | L              | L              | L              | L              | L              |
| L      | L           | H     | H              | H              | L              | L              | L              | L              | H              | L              | L              | L              | L              |
| L      | L           | H     | L              | L              | H              | L              | L              | L              | L              | H              | L              | L              | L              |
| L      | L           | H     | H              | L              | H              | L              | L              | L              | L              | L              | H              | L              | L              |
| L      | L           | H     | H              | H              | H              | L              | L              | L              | L              | L              | L              | L              | H              |

### Notes

1. H = HIGH voltage level  
L = LOW voltage level  
X = don't care

3-to-8 line decoder/demultiplexer with  
address latches

74HC/HCT237




Fig.5 Logic diagram.

# 3-to-8 line decoder/demultiplexer with address latches

74HC/HCT237

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "[74HC/HCT/HCU/HCMOS Logic Family Specifications](#)".

Output capability: standard

$I_{CC}$  category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL            | PARAMETER                                 | $T_{amb}$ ( $^{\circ}$ C) |                |                 |                |                 |                | UNIT            | TEST CONDITIONS     |                   |       |  |
|-------------------|---|---------------------------|----------------|-----------------|----------------|-----------------|----------------|-----------------|---------------------|-------------------|-------|--|
|                   |   | 74HC                      |                |                 |                |                 |                |                 | V <sub>CC</sub> (V) | WAVEFORMS         |       |  |
|                   |   | +25                       |                |                 | -40 to +85     |                 | -40 to +125    |                 |                     |                   |       |  |
|                   |   | min.                      | typ.           | max.            | min.           | max.            | min.           | max.            |                     |                   |       |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$A_n$ to $Y_n$       |                           | 52<br>19<br>15 | 160<br>32<br>27 |                | 200<br>40<br>34 |                | 240<br>48<br>41 | ns                  | 2.0<br>4.5<br>6.0 | Fig.6 |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$\bar{E}$ to $Y_n$   |                           | 61<br>22<br>18 | 190<br>38<br>32 |                | 240<br>48<br>41 |                | 285<br>57<br>48 | ns                  | 2.0<br>4.5<br>6.0 | Fig.7 |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$\bar{E}_1$ to $Y_n$ |                           | 47<br>17<br>14 | 145<br>29<br>25 |                | 180<br>36<br>31 |                | 220<br>44<br>38 | ns                  | 2.0<br>4.5<br>6.0 | Fig.7 |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$E_2$ to $Y_n$       |                           | 47<br>17<br>14 | 145<br>29<br>25 |                | 180<br>36<br>31 |                | 220<br>44<br>38 | ns                  | 2.0<br>4.5<br>6.0 | Fig.6 |  |
| $t_{THL}/t_{TLH}$ | output transition time                    |                           | 19<br>7<br>6   | 75<br>15<br>13  |                | 95<br>19<br>16  |                | 110<br>22<br>19 | ns                  | 2.0<br>4.5<br>6.0 | Fig.6 |  |
| $t_W$             | $\bar{E}$ pulse width<br>LOW              | 50<br>10<br>9             | 11<br>4<br>3   |                 | 65<br>13<br>11 |                 | 75<br>15<br>13 |                 | ns                  | 2.0<br>4.5<br>6.0 | Fig.8 |  |
| $t_{su}$          | set-up time<br>$A_n$ to $\bar{E}$         | 50<br>10<br>9             | 6<br>2<br>2    |                 | 65<br>13<br>11 |                 | 75<br>15<br>13 |                 | ns                  | 2.0<br>4.5<br>6.0 | Fig.8 |  |
| $t_h$             | hold time<br>$A_n$ to $\bar{E}$           | 30<br>6<br>5              | 3<br>1<br>1    |                 | 40<br>8<br>7   |                 | 45<br>9<br>8   |                 | ns                  | 2.0<br>4.5<br>6.0 | Fig.8 |  |

# 3-to-8 line decoder/demultiplexer with address latches

74HC/HCT237

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "[74HC/HCT/HCU/HCMOS Logic Family Specifications](#)".

Output capability: standard

$I_{CC}$  category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT       | UNIT LOAD COEFFICIENT |
|-------------|-----------------------|
| $A_n$       | 1.50                  |
| $\bar{E}_1$ | 1.50                  |
| $E_2$       | 1.50                  |
| $\bar{LE}$  | 1.50                  |

## AC CHARACTERISTICS FOR 74HCT


GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL            | PARAMETER                                 | T <sub>amb</sub> (°C) |      |      |            |      |             | UNIT | TEST CONDITIONS     |           |       |  |
|-------------------|---|-----------------------|------|------|------------|------|-------------|------|---------------------|-----------|-------|--|
|                   |   | 74HCT                 |      |      |            |      |             |      | V <sub>CC</sub> (V) | WAVEFORMS |       |  |
|                   |   | +25                   |      |      | −40 to +85 |      | −40 to +125 |      |                     |           |       |  |
|                   |   | min.                  | typ. | max. | min.       | max. | min.        | max. |                     |           |       |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$A_n$ to $Y_n$       |                       | 22   | 38   |            | 48   |             | 57   | ns                  | 4.5       | Fig.6 |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$\bar{E}_1$ to $Y_n$ |                       | 25   | 42   |            | 53   |             | 63   | ns                  | 4.5       | Fig.7 |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$E_2$ to $Y_n$       |                       | 20   | 35   |            | 44   |             | 53   | ns                  | 4.5       | Fig.7 |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$\bar{LE}$ to $Y_n$  |                       | 20   | 33   |            | 41   |             | 50   | ns                  | 4.5       | Fig.6 |  |
| $t_{THL}/t_{TLH}$ | output transition time                    |                       | 7    | 15   |            | 19   |             | 22   | ns                  | 4.5       | Fig.6 |  |
| $t_W$             | $\bar{LE}$ pulse width<br>HIGH            | 10                    | 5    |      | 13         |      | 15          |      | ns                  | 4.5       | Fig.8 |  |
| $t_{su}$          | set-up time<br>$A_n$ to $\bar{LE}$        | 10                    | 2    |      | 13         |      | 15          |      | ns                  | 4.5       | Fig.8 |  |
| $t_h$             | hold time<br>$A_n$ to $\bar{LE}$          | 5                     | 0    |      | 5          |      | 5           |      | ns                  | 4.5       | Fig.8 |  |

## 3-to-8 line decoder/demultiplexer with address latches


74HC/HCT237

### AC WAVEFORMS




(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .

Fig.6 Waveforms showing the address input ( $A_n$ ) and enable inputs ( $E_2$ ,  $\overline{LE}$ ) to output ( $Y_n$ ) propagation delays and the output transition times.



(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .

Fig.7 Waveforms showing the enable input ( $\overline{E}_1$ ) to output ( $Y_n$ ) propagation delays and the output transition times.



The shaded areas indicate when the input is permitted to change for predictable output performance.


(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .

Fig.8 Waveforms showing the data set-up, hold times for  $A_n$  input to  $\overline{LE}$  input and the latch enable pulse width.

# 3-to-8 line decoder/demultiplexer with address latches

74HC/HCT237

## APPLICATION INFORMATION



## PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".