INTEGRATED CIRCUITS

DATA SHEET

74F862, **74F863**Bus transceivers (3-State)

Product specification
Supersedes data of 1999 Jan 08
IC15 Data Handbook





Bus transceivers (3-State)

74F862, 74F863

FEATURES

- Provide high performance bus interface buffering for wide data/address paths or buses carrying parity
- High impedance NPN base inputs for reduced loading (20μA in High and Low states)
- I_{IL} is 20μA vs. 1000μA for AM29861 series
- Buffered control inputs for light loading, or increased fan-in as required with MOS microprocessors
- Positive and negative over-shoots are clamped to ground
- 3-State outputs glitch free during power-up and power-down
- Slim dual In-line (DIP) 300mil package
- Broadside pinout compatible with AMD AM29862–29863
- Outputs sink 64mA

DESCRIPTION

The 74F862 and 74F863 bus transceivers provide high performance bus interface buffering for wide data/address paths of buses carrying parity. The 74F863 9-bit bus transceiver has NOR-ed transmit and receive output enables for maximum control flexibility.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
74F862	6.0ns	150mA		
74F863	6.0ns	115mA		

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V_{CC} = 5V±10%; T_a = 0°C to +70°C	PKG DWG #
24-pin Plastic Slim Dual In-line (300mil) Package	N74F862N, N74F863N	SOT222-1
24-pin Plastic Small Outline Large ¹	N74F862D, N74F863D	SOT137-1

NOTE:

1. Thermal mounting techniques are recommended. See SMD Process Applications for a discussion of thermal considerations for surface mounted devices.


PIN CONFIGURATION

		1
OEBA 1		24 V _{CC}
A ₀ 2		23 B ₀
A ₁ 3		22 B ₁
A ₂ 4		21 B ₂
A ₃ 5		20 B ₃
A ₄ 6		19 B ₄
A ₅ 7		18 B ₅
A ₆ 8		17 B ₆
A ₇ 9		16 B ₇
A ₈ 10		15 B ₈
A ₉ 11		14 B ₉
GND 12		13 OEAB
		J
	TOP VIEW	
		SF00518


Bus transceivers (3-State)

74F862, 74F863


PIN CONFIGURATION




PIN CONFIGURATION




LOGIC SYMBOL




LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




LOGIC SYMBOL (IEEE/IEC)




Bus transceivers (3-State)

74F862, 74F863

LOGIC DIAGRAM



LOGIC DIAGRAM



INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

F	PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
	$A_0 - A_9$	Data transmit inputs	3.5/0.117	70μΑ/70μΑ
ļ	$B_0 - B_9$	Data receive inputs	3.5/0.117	70μΑ/70μΑ
74F862	OEBA	Transmit output enable input	1.0/0.033	20μΑ/20μΑ
745862	OEAB	Receive output enable input	1.0/0.033	20μΑ/20μΑ
	$A_0 - A_9$	Data transmit outputs	1200/106.7	24mA/64mA
	B ₀ – B ₉	Data receive outputs	1200/106.7	24mA/64mA
	$A_0 - A_9$	Data transmit inputs	3.5/0.117	70μΑ/70μΑ
	$B_0 - B_9$	Data receive inputs	3.5/0.117	70μΑ/70μΑ
74F863	OEBA _n	Transmit output enable input	1.0/0.033	20μΑ/20μΑ
745003	OEAB _n	Receive output enable input	1.0/0.033	20μΑ/20μΑ
	$A_0 - A_9$	Data transmit outputs	1200/106.7	24mA/64mA
	$B_0 - B_9$	Data receive outputs	1200/106.7	24mA/64mA

NOTE: One (1.0) FAST Unit Load is defined as: 20μA in the High state and 0.6mA in the Low state.

FUNCTION TABLE FOR 74F862

INI	PUTS	OPERATING MODES		
OEAB	OEBA	74F862		
L	Н	A data to B bus		
Н	L	B bus to A data		
Н	Н	Z		

H = High voltage level

L = Low voltage level

Z = High impedance "off" state

FUNCTION TABLE FOR 74F863

	INP	UTS	OPERATING MODES				
OEAB ₀	OEAB ₁	OEBA ₀	74F863				
L L0	L L	H X	X H	A data to B bus			
H X	X H	L L	L L	B bus to A data			
Н	Н	Н	Н	Z			

H = High voltage level L = Low voltage level

Z = High impedance "off" state

Bus transceivers (3-State)

74F862, 74F863

ABSOLUTE MAXIMUM RATINGS

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	−30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +5.5	V
I _{OUT}	Current applied to output in Low output state	128	mA
T _a	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		UNIT		
		MIN	NOM	MAX	1
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			64	mA
Ta	Operating free-air temperature range	0		70	°C

2000 Mar 24 5

Bus transceivers (3-State)

74F862, 74F863

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

CVMDO	IBOL PARAMETER				LIMITS					
SYMBOL	PARAME	FARAMETER			TEST CONDITIONS ¹			TYP ²	MAX	UNIT
				$V_{CC} = MIN,$		±10%V _{CC}	2.4			V
				$V_{IL} = MAX,$ $V_{IH} = MIN$	$I_{OH} = -1 \text{ mA}$	±5%V _{CC}	2.4	3.3		٧
V_{OH}	High-level output voltage			V _{CC} = MIN,		±10%V _{CC}	2.0			٧
				$V_{IL} = MAX,$ $V_{IH} = MIN$	$I_{OH} = -24 \text{ mA}$	±5%V _{CC}	2.0			V
	I am land antendered			$V_{CC} = MIN,$ $V_{II} = MAX,$	$I_{OL} = -48 \text{ mA}$	±10%V _{CC}		0.38	0.55	V
V_{OL}	Low-level output voltage			$V_{IH} = MIN$	I _{OL} = 64 mA	±5%V _{CC}		0.42	0.55	V
V_{IK}	Input clamp voltage			V _{CC} = MIN, I	_I = I _{IK}			-0.73	-1.2	V
l _l	Input current at	OEAB,	OEBA OEBA _n	$V_{CC} = 0.0 \text{ V},$	V _{CC} = 0.0 V, V _I = 7.0 V				100	μА
	maximum input voltage	A _n ,	, B _n	$V_{CC} = 5.5 \text{ V},$	V _{CC} = 5.5 V, V _I = 5.5 V				1	mA
I _{IH}	High-level input current			$V_{CC} = MAX$, $V_I = 2.7 V$				20	μА	
I _{IL}	Low-level input current			$V_{CC} = MAX$,	V _I = 0.5 V				-20	μΑ
I _{IH} + I _{OZH}	Off-state output current High-level voltage applied			$V_{CC} = MAX,$	V _O = 2.7 V				70	μА
I _{IL} + I _{OZL}	Off-state output current Low-level voltage applied		A _n , B _n	V _{CC} = MAX,	V _O = 0.5 V				-70	μА
I _{OS}	Short-circuit output curren	t ³		$V_{CC} = MAX$			-100		-225	mA
			I _{CCH}					145	195	mA
	A _n , B _n	74F863	I _{CCL}	V _{CC} = MAX				140	195	mA
			I _{CCZ}					165	220	mA
I _{CC}	Supply current total		I _{CCH}					90	130	mA
		74F862	I _{CCL}	$V_{CC} = MAX$				120	170	mA
			I _{CCZ}					130	160	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5 V, T_a = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

Bus transceivers (3-State)

74F862, 74F863

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	$T_a = +25^{\circ}C$ $V_{CC} = 5 \text{ V}$ $C_L = 50 \text{ pF, } R_L = 500 \Omega$			$T_a = 0^{\circ}C$ $V_{CC} = 5$ $C_L = 50 \text{ pF,}$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay A _n or B _n	Waveform 1	4.0 3.0	6.0 5.0	9.0 8.0	3.5 2.5	10.0 9.0	ns
t _{PLH} t _{PHL}	Propagation delay B _n or A _n	Waveform 1	4.0 2.5	6.0 5.0	9.0 8.0	3.5 2.5	10.0 9.0	ns
t _{PZH} t _{PZL}	Output Enable time High or Low level OEBA _n to A _n	Waveform 3 Waveform 4	6.0 4.0	8.0 6.0	11.5 10.0	5.0 4.0	13.0 11.0	ns
t _{PZH} t _{PZL}	Output Enable time High or Low level OEAB _n to B _n	Waveform 3 Waveform 4	6.0 4.0	8.0 6.0	11.0 10.0	5.0 4.0	13.0 11.0	ns
t _{PHZ} t _{PLZ}	Output Disable time High or Low level OEBA n to An	Waveform 3 Waveform 4	3.5 2.5	5.5 5.0	9.0 8.5	3.0 2.0	9.5 9.5	ns
t _{PHZ} t _{PLZ}	Output Disable time High or Low level OEAB _n to B _n	Waveform 3 Waveform 4	3.5 2.5	5.5 4.5	8.5 8.5	3.0 2.0	9.5 9.5	ns

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	$T_a = +25^{\circ}C$ $V_{CC} = 5 \text{ V}$ $C_L = 50 \text{ pF, R}_L = 500 \Omega$			$T_a = 0^{\circ}C$ $V_{CC} = 5$ $C_L = 50 \text{ pF,}$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay A _n or B _n	Waveform 2	4.0 1.5	6.0 3.5	9.0 6.5	3.0 1.5	10.0 7.0	ns
t _{PLH} t _{PHL}	Propagation delay B _n or A _n	Waveform 2	4.0 1.5	6.0 3.5	9.0 6.5	3.5 1.5	10.0 7.0	ns
t _{PZH} t _{PZL}	Output Enable time High or Low level OEBA _n to A _n	Waveform 3 Waveform 4	6.5 6.0	8.5 7.5	12.0 12.0	5.5 5.0	13.5 14.0	ns
t _{PZH} t _{PZL}	Output Enable time High or Low level OEAB _n to B _n	Waveform 3 Waveform 4	6.5 6.0	8.5 7.5	12.0 12.0	5.5 5.0	13.5 14.0	ns
t _{PHZ}	Output Disable time High or Low level OEBA _n to A _n	Waveform 3 Waveform 4	3.0 2.5	5.0 4.0	8.5 8.5	2.5 2.0	9.5 9.0	ns
t _{PHZ} t _{PLZ}	Output Disable time High or Low level OEAB _n to B _n	Waveform 3 Waveform 4	3.0 2.5	5.0 4.0	8.5 8.5	2.5 2.0	9.5 9.0	ns

2000 Mar 24 7

OEBA_n OEAB_n

 A_n, B_n

Bus transceivers (3-State)


74F862, 74F863

SF00536


V_M

t_{PHZ}

AC WAVEFORMS



Waveform 1. Propagation Delay for Non-inverting Output




Waveform 2. Propagation Delay for Inverting Output

SF00535 Waveform 3. 3-State Output Enable Time to High Level and **Output Disable Time from High Level** OEBA_r OEAB_r t_{PLZ}

Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

NOTE: For all waveforms, $V_M = 1.5V$.

TEST CIRCUITS AND WAVEFORMS



All other

 t_{PZL}

DEFINITIONS: R_L = Load resistor;

see AC electrical characteristics for value.

closed

open

Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

Termination resistance should be equal to Z_{OUT} of pulse generators.

family	INPUT PULSE REQUIREMENTS							
ranniy	amily amplitude		V _M rep. rate		t _w t _{TLH}			
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns		


SF00128

Bus transceivers (3-State)

74F862, 74F863

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1





DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.25	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.246	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT222-1		MS-001			99-04-28 99-12-27

Bus transceivers (3-State)

74F862, 74F863

plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013			97-05-22 99-12-27

Bus transceivers (3-State)

74F862, 74F863

NOTES

Bus transceivers (3-State)

74F862, 74F863

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 03-00

Document order number: 9397 750 06999

Let's make things better.

Philips Semiconductors



