

54F/74F193 Up/Down Binary Counter with Separate Up/Down Clocks

General Description

The 'F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multi-stage counter designs.

Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.


Features

Guaranteed 4000V minimum ESD protection

Commercial	Military	Package Number	Package Description
74F193PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F193DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line
74F193SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F193SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F193FM (Note 2)	W16A	16-Lead Cerpack
	54F193LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.



54F/74F193 Up/Down Binary Counter with Separate Up/Down Clocks

© 1995 National Semiconductor Corporation

RRD-B30M75/Printed in U. S. A.

Unit Loading/Fan Out

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
CPU	Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 μA/ – 1.8 mA		
CPD	Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 μA/ – 1.8 mA		
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 μA/-0.6 mA		
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA		
$Q_0 - Q_3$	Flip-Flop Outputs	50/33.3	-1 mA/20 mA		
TCD	Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	-1 mA/20 mA		
TCU	Terminal Count Up (Carry) Output (Active LOW)	50/33.3	-1 mA/20 mA		

Functional Description

The 'F193 is a 4-bit binary synchronous up/down (reversible) counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state 15, the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP_U goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\overline{\mathrm{TC}}_{U} = \mathrm{Q}_{0} \bullet \mathrm{Q}_{1} \bullet \mathrm{Q}_{2} \bullet \mathrm{Q}_{3} \bullet \overline{\mathrm{CP}}_{U}$$
$$\overline{\mathrm{TC}}_{\mathrm{D}} = \overline{\mathrm{Q}}_{0} \bullet \overline{\mathrm{Q}}_{1} \bullet \overline{\mathrm{Q}}_{2} \bullet \overline{\mathrm{Q}}_{2} \bullet \overline{\mathrm{CP}}_{\mathrm{D}}$$

The 'F193 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P_0-P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.


Function Table


MR	PL	CPU	CPD	Mode
н	х	х	х	Reset (Asyn.)
L	L	Х	Х	Preset (Asyn.)
L	н	н	н	No Change
L	н		н	Count Up
L	Н	н		Count Down

H = HIGH Voltage Level

= LOW Voltage Level

State Diagram





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to $+7.0V$
Input Current (Note 2)	-30 mA to $+5.0$ mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	- 0.5V to V _{CC}
TRI-STATE [®] Output	-0.5V to $+5.5V$
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V
Note 1: Absolute maximum ratings are value be damaged or have its useful life impaire these conditions is not implied.	
Note 2. Either voltage limit or ourrent limit is	oufficient to protect inputs

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature


rice / iii / inbient remperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V


Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
oymbol	i arame		Min	Тур	Max	onito	•00	conditions	
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Sign	
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signa	
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	V	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
IIH	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$	
ICEX	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V _{ID}	Input Leakage Test	74F	4.75			V	0.0	$I_{ID} = 1.9 \mu A$ All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
IIL	Input LOW Current				-0.6 -1.8	mA	Max		
l _{OS}	Output Short-Circuit C	Current	-60		-150	mA	Max	$V_{OUT} = 0V$	
ICC	Power Supply Current	t		38	55	mA	Max		


Symbol			74F		5	4F	$74F$ $T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units
	Parameter	v	$F_A = +25^{\circ}$ $F_{CC} = +5.0^{\circ}$ $C_L = 50^{\circ}$ pF	v		_C = Mil 50 pF			
		Min	Тур	Мах	Min	Max	Min	Мах	
f _{max}	Maximum Count Frequency	100	125		75		90		MHz
^t PLH ^t PHL	$\begin{array}{l} \mbox{Propagation Delay} \\ \mbox{CP}_U \mbox{ or } \mbox{CP}_D \mbox{ to } \\ \hline \hline \hline \mbox{TC}_U \mbox{ or } \hline \hline \hline \mbox{CD}_D \end{array}$	4.0 3.5	7.0 6.0	9.0 8.0	4.0 3.5	10.5 9.5	4.0 3.5	10.0 9.0	ns
t _{PLH} t _{PHL}	Propagation Delay CP_U or CP_D to Q_n	4.0 5.5	6.5 9.5	8.5 12.5	3.5 5.5	10.0 14.0	4.0 5.5	9.5 13.5	ns
t _{PLH} t _{PHL}	Propagation Delay P_n to Q_n	3.0 6.0	4.5 11.0	7.0 14.5	3.0 6.0	8.5 16.5	3.0 6.0	8.0 15.5	ns
t _{PLH} t _{PHL}	Propagation Delay PL to Q _n	5.0 5.5	8.5 10.0	11.0 13.0	5.0 5.5	13.5 15.0	5.0 5.5	12.0 14.0	ns
t _{PHL}	Propagation Delay MR to Q _n	5.5	11.0	14.5	5.0	16.0	5.5	15.5	
t _{PLH}	Propagation Delay MR to \overline{TC}_U	6.0	10.5	13.5	5.0	15.0	6.0	14.5	ns
t _{PHL}	Propagation Delay MR to \overline{TC}_D	6.0	11.5	14.5	6.0	16.0	6.0	15.5	
PLH PHL	Propagation Delay \overline{PL} to \overline{TC}_U or \overline{TC}_D	7.0 7.0	12.0 11.5	15.5 14.5	7.0 6.0	18.5 17.5	7.0 7.0	16.5 15.5	ns
PLH PHL	Propagation Delay P _n to \overline{TC}_U or \overline{TC}_D	7.0 6.5	11.5 11.0	14.5 14.0	6.0 5.0	16.5 16.5	7.0 6.5	15.5 15.0	ns


AC Operating Requirements


Symbol		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	74F		
	Parameter			${\sf T}_{\sf A}, {\sf V}_{\sf CC}={\sf Mil}$		$T_A, V_{CC} = Com$		Units
		Min	Max	Min	Мах	Min	Мах	
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to PL	4.5 4.5		6.0 6.0		5.0 5.0		
t _h (H) t _h (L)	Hold Time, HIGH or LOW P _n to PL	2.0 2.0		2.0 2.0		2.0 2.0		ns
t _w (L)	PL Pulse Width, LOW	6.0		7.5		6.0		ns
t _w (L)	CP _U or CP _D Pulse Width, LOW	5.0		7.0		5.0		ns
t _w (L)	CP _U or CP _D Pulse Width, LOW (Change of Direction)	10.0		12.0		10.0		ns
t _w (H)	MR Pulse Width, HIGH	6.0		6.0		6.0		ns
t _{rec}	Recovery Time PL to CP _U or CP _D	6.0		8.0		6.0		ns
t _{rec}	Recovery Time MR to CP _U or CP _D	4.0		4.5		4.0		ns











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.