# FAIRCHILD

SEMICONDUCTOR

# 74ALVC16839 Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs and Outputs

### **General Description**

The ALVC16839 contains twenty non-inverting selectable buffered or registered paths. The device can be configured to operate in a registered, or flow through buffer mode by utilizing the register enable (REGE) and Clock (CLK) signals. The device operates in a 20-bit word wide mode. All outputs can be placed into 3-STATE through use of the  $\overline{\text{OE}}$  pin. These devices are ideally suited for buffered or registered 168 pin and 200 pin SDRAM DIMM memory modules.

The 74ALVC16839 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O compatibility up to 3.6V.

The 74ALVC16839 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

### December 2001 Revised December 2001

# '4ALVC16839 Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs and Outputs

### **Ordering Code:**



driver

### Logic Symbol



## **Pin Descriptions**

**Features** 

specifications

■ t<sub>PD</sub> (CLK to O<sub>n</sub>)

ESD performance:

■ Compatible with PC100 and PC133 DIMM module

 $\blacksquare$  1.65V to 3.6V V\_{CC} supply operation

3.7 ns max for 3.0V to 3.6V  $\mathrm{V}_{\mathrm{CC}}$ 

4.9 ns max for 2.3V to 2.7V V<sub>CC</sub>

8.8 ns max for 1.65V to 1.95V  $V_{CC}$ 

Power-off high impedance inputs and outputs

Uses patented noise/EMI reduction circuitry

■ Latchup conforms to JEDEC JED78

Human body model > 2000V Machine model > 200V

Supports live insertion and withdrawal (Note 1)

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

■ 3.6V tolerant inputs and outputs

Pin Names	Description
OE	Output Enable Input (Active LOW)
I <sub>0</sub> —I <sub>19</sub>	Inputs
O <sub>0</sub> –O <sub>19</sub>	Outputs
CLK	Clock Input
REGE	Register Enable Input

puts

# 74ALVC16839

Connection Diagram						
$\begin{array}{c} \overline{OE} & - \\ & O_0 & - \\ & O_1 & - \\ & GND & - \\ & O_2 & - \\ & O_3 & - \\ & O_2 & - \\ & O_3 & - \\ & O_5 & - \\ & O_6 & - \\ & O_6 & - \\ & O_7 & - \\ & O_8 & - \\ & O_7 & - \\ & O_8 & - \\ & O_1 & - \\$	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
NC -	28	29 — REGE				

### **Truth Table**

	Inputs				
CLK	REGE	I <sub>n</sub>	OE	O <sub>n</sub>	
$\uparrow$	Н	Н	L	Н	
$\uparrow$	н	L	L	L	
х	L	н	L	н	
х	L	L	L	L	
х	Х	х	н	Z	

H = Logic HIGH L = Logic LOW X = Don't Care, but not floating

Z = High Impedance  $\uparrow = LOW-to-HIGH Clock Transition$ 

### **Functional Description**

The 74ALVC16839 consists of twenty selectable noninverting buffers or registers with word wide modes. Mode functionality is selected through operation of the CLK and REGE pin as shown by the truth table. When REGE is held at a logic HIGH the device operates as a 20-bit register. Data is transferred from  ${\rm I_n}$  to  ${\rm O_n}$  on the rising edge of the CLK input. When the REGE pin is held at a logic LOW the device operates in a flow through mode and data propagates directly from the  ${\sf I}_n$  to the  ${\sf O}_n$  outputs. All outputs can be 3-stated by holding the  $\overline{\text{OE}}$  pin at a logic HIGH.



www.fairchildsemi.com

### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
DC Input Voltage ( $V_1$ )	-0.5V to 4.6V
Output Voltage (V <sub>O</sub> ) (Note 3)	-0.5V to V <sub>CC</sub> +0.5V
DC Input Diode Current (IIK)	
V <sub>1</sub> < 0V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
V <sub>O</sub> < 0V	–50 mA
DC Output Source/Sink Current	
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA
DC V <sub>CC</sub> or GND Current per	
Supply Pin (I <sub>CC</sub> or GND)	±100 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C

### Recommended Operating Conditions (Note 4) Power Supply

Power Suppry	
Operating	1.65V to 3.6V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{\text{IN}}$ = 0.8V to 2.0V, $V_{\text{CC}}$ = 3.0V	10 ns/V

74ALVC16839

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

Symbol	Parameter	Conditions	Vcc	Min	Max	Units
	i alameter	Conditions	(V)	WIIII		
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 -1.95	$0.65 \times V_{CC}$		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V <sub>IL</sub>	LOW Level Input Voltage		1.65 -1.95		0.35 x V <sub>CC</sub>	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V <sub>ОН</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		I <sub>OH</sub> = -6 mA	2.3	2		
		I <sub>OH</sub> = -12 mA	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2	
		$I_{OL} = 4 \text{ mA}$	1.65		0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	V
		$I_{OL} = 12mA$	2.3		0.7	v
			2.7		0.4	
		I <sub>OL</sub> = 24 mA	3		0.55	
l	Input Leakage Current	$0 \le V_I \le 3.6V$	3.6		±5.0	μA
l <sub>oz</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μA
cc	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
∆l <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μΑ

### **DC Electrical Characteristics**

www.fairchildsemi.com

# 74ALVC16839

# **AC Electrical Characteristics**

Symbol	Parameter	T <sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C, R <sub>L</sub> = 500 $\Omega$								
		C <sub>L</sub> = 50 pF			C <sub>L</sub> = 30 pF			Units		
		V $_{CC}$ = 3.3V $\pm$ 0.3V		$V_{CC} = 2.7V$		V $_{CC}$ = 2.5V $\pm$ 0.2V		V $_{CC}$ = 1.8V $\pm$ 0.15V		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		200		100		ns
	Propagation Delay	1.3	3.0	1.5	4.0	1.0	3.5	1.5	7.0	ns
	Bus to Bus (REGE = 0)									115
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	3.7	1.5	4.9	1.0	4.4	1.5	8.8	ns
	CLK to Bus (REGE = 1)									115
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	4.5	1.5	5.5	1.0	5.0	1.5	8.8	ns
	REGE to Bus									115
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.3	1.5	5.4	1.0	4.9	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.2	1.5	4.7	1.0	4.2	1.5	7.6	ns
t <sub>W</sub>	Pulse Width	1.5		1.5		1.5		4.0		ns
t <sub>S</sub>	Setup Time	1.0		1.0		1.0		2.5		ns
t <sub>H</sub>	Hold Time	0.7		0.7		0.7		1.0		ns

# Capacitance

Symbol	Parameter	Conditions	T <sub>A</sub> =	Units	
Symbol	Farameter	Conditions	V <sub>CC</sub>	Typical	Units
CIN	Input Capacitance	$V_I = 0V$ or $V_{CC}$	3.3	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance Outputs Enab	ed $f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	20	pF
			2.5	20	h



74ALVC16839

www.fairchildsemi.com

