

September 1991 Revised January 2000

74ACTQ18825 18-Bit Buffer/Line Driver with 3-STATE Outputs

General Description

The ACTQ18825 contains eighteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 18-bit operation.

The ACTQ18825 utilizes Fairchild FACT Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector for superior performance.

Features

- Utilizes Fairchild FACT Quiet Series technology
- Broadside pinout allows for easy board layout
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin output skew
- Separate control logic for each byte
- Extra data width for wider address/data paths or buses carrying parity
- Outputs source/sink 24 mA
- Additional specs for Multiple Output Switching
- Output loading specs for both 50 pF and 250 pF loads

Ordering Code:

Order Number	Package Number	Package Description
74ACTQ18825SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACTQ18825MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌEn	Output Enable Input (Active LOW)
I ₀ -I ₁₇	Inputs
O ₀ -O ₁₇	Outputs

FACT™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

Connection Diagram



Functional Description

The ACTQ18825 contains eighteen non-inverting buffers with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independently of the other. The control pins may be shorted together to obtain full 18-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each byte. When $\overline{\text{OE}}_{n}$ is LOW, the outputs are in 2-state mode. When $\overline{\text{OE}}_{n}$ is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Truth Table


		Outputs					
Byte '	1 (0:8)	Byte 2 (8:17)		I ₀ -I ₈	I ₉ –I ₁₇	00-08	O ₉ -O ₁₇
OE ₁	OE ₂	OE ₃	OE ₄				
L	L	L	L	Н	Н	Н	Н
Н	Χ	L	L	Х	L	Z	L
Х	Н	L	L	Χ	Н	Z	Н
L	L	Н	Χ	L	Χ	L	Z
L	L	Х	Н	Н	Χ	Н	Z
Н	Н	Н	Н	Х	Χ	Z	Z
L	L	L	L	L	L	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial Z = HIGH Impedance

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{ll} V_{I} = -0.5V & -20 \text{ mA} \\ V_{I} = V_{CC} + 0.5V & +20 \text{ mA} \end{array} \label{eq:viscosity}$

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$ -20 mA $V_{O} = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to V_{CC} + 0.5V DC Output Source/Sink Current (I_O) ± 50 mA

DC V_{CC} or Ground Current

Per Output Pin $\pm 50 \text{ mA}$ Storage Temperature -65°C to $+150^{\circ}\text{C}$

ESD Last Passing Voltage (Min)

Recommended Operating Conditions

 $\begin{array}{lll} \mbox{Supply Voltage (V_{CC})} & 4.5\mbox{V to } 5.5\mbox{V} \\ \mbox{Input Voltage (V_{I})} & 0\mbox{V to V_{CC}} \\ \mbox{Output Voltage (V_{O})} & 0\mbox{V to V_{CC}} \\ \end{array}$

Operating Temperature (T_A) -40° C to +85°C Minimum Input Edge Rate (Δ V Δ t) 125 mV/ns

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTTM circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Зушьог	Farameter	(V)	Тур	Gua	ranteed Limits	Units	Conditions	
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} -0.1V	
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} -0.1V	
V _{OH}	Minimum HIGH	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	V	100Τ = -30 μΑ	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$	
V _{OL}	Maximum LOW	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v	1001 – 30 μΛ	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
l _{OZ}	Maximum 3-STATE	5.5		±0.5	±5.0	μА	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	0.0		±0.5	±5.0	μΑ	$V_O = V_{CC}$, GND	
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND	
l _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 2)				-75	mA	V _{OHD} = 3.85V Min	
V _{OLP}	Quiet Output	5.0	0.5	0.8		V	Figure 1, Figure 2	
	Maximum Dynamic V _{OL}	3.0	0.5	0.0		·	(Note 5)(Note 6)	
V _{OLV}	Quiet Output	5.0	-0.5	-0.8		V	Figure 1, Figure 2	
	Minimum Dynamic V _{OL}	3.0	-0.5	-0.0		v	(Note 5)(Note 6)	
V _{OHP}	Maximum Overshoot	5.0	V _{OH} + 1.0	V _{OH} + 1.5		V	Figure 1, Figure 2	
							(Note 4)(Note 6)	
V _{OHV}	Minimum V _{CC}	5.0	V _{OH} – 1.0	V 10		V	Figure 1, Figure 2	
	V _{CC} Droop	3.0	VOH - 1.0	VOH - 1.0		v	(Note 4)(Note 6)	
V_{IHD}	Minimum HIGH Dynamic Input Voltage Level	5.0	1.7	2.0		V	(Note 4)(Note 7)	
V _{ILD}	Maximum LOW Dynamic Input Voltage Level	5.0	1.2	0.8		V	(Note 4)(Note 7)	

4000V

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: Worst case package.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.

Note 6: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

Note 7: Maximum number of data inputs (n) switching (n-1) input switching 0V to 3V. Input under test switching 3V to threshold (VILD).

AC Electrical Characteristics

		V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)	C _L = 50 pF			$C_L = 50 \text{ pF}$		Units
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PHL}	Propagation Delay	5.0	2.0	5.3	8.4	2.0	9.0	20
t _{PLH}	Data to Output		2.0	5.6	8.7	2.0	9.2	ns
t _{PZL}	Output Enable	5.0	2.0	6.3	9.6	2.0	10.3	ns
t _{PZH}	Time		2.0	6.5	9.7	2.0	10.4	115
t _{PLZ}	Output Disable	5.0	1.5	4.5	7.3	1.5	7.6	
t _{PHZ}	Time		1.5	5.1	8.5	1.5	8.8	ns

Note 8: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Extended AC Electrical Characteristics

		T _A = -40°C to +85°C			T _A = -40°C to +85°C			
			$\mathbf{V_{CC}} = \mathbf{Com}$		$V_{CC} = Com$			
Symbol	Parameter		$C_L = 50 \text{ pF}$		C _L = 250 pF (Note 10)		Units	
Symbol	rai ametei	16 0	Outputs Switc	hing				
			(Note 9)					
		Min	Тур	Max	Min	Max		
t _{PLH}	Propagation Delay	6.5	8.0	9.8			ns	
t _{PHL}	Data to Output	5.5	6.5	8.9			113	
t _{PZH}	Output Enable Time	6.1	7.6	9.2	(Note 11)		ns	
t _{PZL}		6.5	7.8	9.4			115	
t _{PHZ}	Output Disable Time	3.1	5.0	6.1	(Note 12)		ns	
t _{PLZ}		3.5	5.2	6.5			115	
toshl	Pin to Pin Skew			1.5			ns	
(Note 13)	HL Data to Output			1.5			115	
toslh	Pin to Pin Skew	2.0						
(Note 13)	LH Data to Output			2.0			ns	
tost	Pin to Pin Skew	2.0				ns		
(Note 13)	LH/HL Data to Output			2.0			115	

Note 9: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 10: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 11: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 12: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Note 13: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}).

Capacitance

Symbol	Parameter	Тур	Units	Conditions		
C _{IN}	Input Pin Capacitance	4.5	pF	V _{CC} = 5.0V		
C _{PD}	Power Dissipation Capacitance	95	pF	V _{CC} = 5.0V		

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.



Note 14: V_{OHV} and V_{OLP} are measured with respect to ground reference.

Note 15: Input pulses have the following characteristics: f = 1 MHz, $t_r=3$ ns, $t_f=3$ ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV}:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case transition for active and enable
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD}:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit





56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com