

## 54ACTQ/74ACTQ16646 16-Bit Transceiver/Register with TRI-STATE® Outputs

#### **General Description**

The 'ACTQ16646 contains sixteen non-inverting bidirectional registered bus transceivers providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition. The 'ACTQ16646 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector for superior performance.

#### Features

- Utilizes NSC FACT Quiet Series technology
- Guaranteed simultaneous switching noise level and
- dynamic threshold performance
- Guaranteed pin-to-pin output skew
- Independent registers for A and B buses
- Multiplexed real-time and stored data transfers
- Separate control logic for each byte
- 16-bit version of the 'ACTQ646
- Outputs source/sink 24 mA
- Additional specs for Multiple Output Switching
- Output loading specs for both 50 pF and 250 pF loads



© 1995 National Semiconductor Corporation TL/F/10937

RRD-B30M75/Printed in U. S. A.

March 1993



\*The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins. H = HIGH Voltage Level X = Immaterial

L = LOW Voltage Level

\_\_\_\_ = LOW-to-HIGH Transition.

2



#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> )	
$V_{I} = -0.5V$	-20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	-20 mA
$V_{O} = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Source/Sink Current (I <sub>O</sub> )	$\pm$ 50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin	$\pm$ 50 mA
Junction Temperature	
CDIP	+175°C
PDIP/SOIC	+140°C
Storage Temperature	$-65^{\circ}$ C to $+150^{\circ}$ C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

**Note 2:** For qualification information, please refer to the NSC SSOP Qualification Handbook.

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> ) 'ACTQ	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> ) 74ACTQ 54ACTQ	-40°C to +85°C -55°C to +125°C
$\begin{array}{l} \mbox{Minimum Input Edge Rate (dV/dt)} \\ \mbox{'ACTQ Devices} \\ \mbox{V}_{IN} \mbox{ from } 0.8V \mbox{ to } 2.0V \\ \mbox{V}_{CC} \ensuremath{@}\ensuremath{4.5V}, \mbox{ 5.5V} \end{array}$	125 mV/ns

## DC Electrical Characteristics for 'ACTQ Family Devices

			74A	СТО	54ACTQ	74ACTQ		
Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25^{\circ}C$		T <sub>A</sub> = −55°C to +125°C	T <sub>A</sub> = −40°C to +85°C	Units	Conditions
			Тур		Guaranteed L	imits		
V <sub>IH</sub>	Minimum High Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	V	$\begin{array}{l} V_{OUT}=0.1V\\ \text{or} \ V_{CC}-0.1V \end{array}$
V <sub>IL</sub>	Maximum Low Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	V	$\begin{array}{l} V_{OUT}=0.1V\\ \text{or} \ V_{CC}-0.1V \end{array}$
V <sub>OH</sub>	Minimum High Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \ \mu A$
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	V	$V_{IN}^* = V_{IL} \text{ or } V_{IH}$ -24  m. $I_{OH}$ $-24 \text{ m}.$
V <sub>OL</sub>	Maximum Low Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	v	$I_{OUT} = 50 \ \mu A$
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	v	$V_{IN}^* = V_{IL} \text{ or } V_{IH}$ $I_{OL}$ 24 m
I <sub>OZT</sub>	Maximum I/O Leakage Current	5.5		±0.5	±10.0	±5.0	μA	$\begin{array}{l} V_{IN} = V_{IL}, V_{IH} \\ V_{O} = V_{CC}, GND \end{array}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μΑ	$V_{I} = V_{CC}, GND$
ICCT	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.6	1.5	mA	$V_{I} = V_{CC} - 2.1V$
ICC	Max Quiescent Supply Current	5.5		8.0	160.0	80.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GN (Note 5)

			74A	СТQ	54ACTQ	74ACTQ		
Symbol	Parameter	V <sub>CC</sub> (V)	<b>TA</b> =	+ 25°C	T <sub>A</sub> = −55°C to +125°C	T <sub>A</sub> = −40°C to +85°C	Units	Conditions
			Тур		Guaranteed Lim	nits		
I <sub>OLD</sub>	†Minimum Dynamic	5.5			50	75	mA	$V_{OLD} = 1.65V Max$
I <sub>OHD</sub>	Output Current	0.0			50	-75	mA	$V_{OHD} = 3.85V$ Min
V <sub>OLP</sub>	Quick Output Maximum Dynamic V <sub>OL</sub>	5.0	0.5	0.8			v	<i>Figures 2-12, 13</i> (Notes 2, 3)
V <sub>OLV</sub>	Quick Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.5	-0.8			v	<i>Figures 2-12, 13</i> (Notes 2, 3)
V <sub>OHP</sub>	Maximum Overshoot	5.0	V <sub>OH</sub> + 1.0	V <sub>OH</sub> + 1.5			v	<i>Figures 2-12, 13</i> (Notes 1, 3)
V <sub>OHV</sub>	Minimum V <sub>CC</sub> Droop	5.0	V <sub>OH</sub> - 1.0	V <sub>OH</sub> - 1.8			v	<i>Figures 2-12, 13</i> (Notes 1, 3)
V <sub>IHD</sub>	Minimum High Dynamic Input Voltage Level	5.0	1.7	2.0			v	(Notes 1, 4)
V <sub>ILD</sub>	Maximum Low Dynamic Input Voltage Level	5.0	1.2	0.8			v	(Notes 1, 4)

 $\dagger \text{Maximum}$  test duration 2.0 ms; one output loaded at a time.

Note 1: Worst case package.

Note 2: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW.

Note 3: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH.

Note 4: Maximum number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V ('ACTQ). Input under test switching 3V to threshold ( $V_{ILD}$ ). Note 5:  $I_{CC}$  for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

### **AC Electrical Characteristics**

			7	4ACT	Q	54A	CTQ	74A	СТQ	
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$\begin{array}{l} T_{A}=\ -55^\circC\ to\ +125^\circC\\ C_{L}=\ 50\ pF \end{array}$		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units
			Min	Тур	Max	Min	Max	Min	Max	
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Clock to Bus	5.0	4.6 4.3	6.9 6.5	9.4 8.9			3.6 3.3	10.1 9.7	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Bus to Bus	5.0	4.0 4.1	6.2 6.4	8.5 8.6			2.9 3.2	9.2 9.3	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Select to Bus (w/An or Bn HIGH or LOW)	5.0	4.0 4.2	6.4 6.7	8.9 9.5			3.1 3.2	9.6 10.4	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Enable Time G to An/Bn	5.0	5.3 4.6	7.8 6.9	10.5 9.4			3.8 3.3	11.4 10.2	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Disable Time G to An/Bn	5.0	3.0 3.4	5.5 5.7	8.1 8.3			2.3 2.6	8.6 8.6	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Enable Time DIR to An/Bn	5.0	5.1 4.6	8.2 7.5	11.8 10.8			4.3 3.7	12.7 11.7	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Disable Time DIR to An/Bn	5.0	2.9 3.4	5.8 6.1	9.2 9.2			2.0 2.5	9.8 9.7	ns

\*Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

AC O	AC Operating Requirements											
			74ACTQ	54ACTQ	74ACTQ							
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF	$ \begin{aligned} \mathbf{T}_{\mathbf{A}} &=  -55^\circ \mathbf{C} \text{ to } + 125^\circ \mathbf{C} \\ \mathbf{C}_{\mathbf{L}} &=  50 \text{ pF} \end{aligned} $	$T_A = -40^\circ C \text{ to } +85^\circ C$ $C_L = 50 \text{ pF}$	Units						
			Guaranteed Minimum									
ts	Setup Time, H or L Bus to Clock	5.0	3.0		3.0	ns						
t <sub>H</sub>	Hold Time, H or L Bus to Clock	5.0	1.5		1.5	ns						
t <sub>W</sub>	Clock Pulse Width H or L	5.0	4.0		4.0	ns						

\*Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

## **Extended AC Electrical Characteristics**

			74ACTQ	54A	CTQ	74A	СТQ	54A	CTQ	
Symbol	Parameter	<b>T</b> <sub>A</sub> =	V <sub>CC</sub> C <sub>L</sub> = 16 O Swit	= Mil = Mil 50 pF utputs ching ote 2)	$\label{eq:TA} \begin{split} \textbf{T}_{\textbf{A}} &= -40^\circ \textbf{C} \ \textbf{to} \ +85^\circ \textbf{C} \\ \textbf{V}_{\textbf{CC}} &= \textbf{Com} \\ \textbf{C}_{\textbf{L}} &= 250 \ \textbf{pF} \\ \textbf{(Note 3)} \end{split}$		$\label{eq:transformation} \begin{split} \mathbf{T_A} &= Mil \\ \mathbf{V_{CC}} &= Mil \\ \mathbf{C_L} &= 250 \ pF \\ & (Note \ 3) \end{split}$		Units	
		Min	Тур Мах	Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Clock to Bus	4.1 4.2	10.1 10.1			6.1 6.0	14.5 14.8			ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Bus to Bus	4.0 4.7	10.0 10.7			5.4 5.9	13.7 13.5			ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Select to Bus (w/An or Bn HIGH or LOW)	3.8 4.3	9.6 10.9			5.7 6.1	14.2 15.5			ns
t <sub>PZL</sub> t <sub>PZH</sub>	Enable Time G to An/Bn	5.0 4.1	12.7 11.3			(No	te 4)			ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Disable Time G to An/Bn	3.2 3.5	8.3 8.6			(No	te 5)			ns
t <sub>PZL</sub> t <sub>PZH</sub>	Enable Time DIR to An/Bn	4.1 4.4	11.3 13.0			(No	te 4)			ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Disable Time DIR to An/Bn	2.9 3.4	9.5 9.7			(No	te 5)			ns
t <sub>OSHL</sub> (Note 1)	Pin-to-Pin Skew Clock to Bus		1.0							ns
t <sub>OSLH</sub> (Note 1)	Pin-to-Pin Skew Clock to Bus		1.0							ns
t <sub>OSHL</sub> (Note 1)	Pin-to-Pin Skew Bus to Bus		1.0							ns
t <sub>OSLH</sub> (Note 1)	Pin-to-Pin Skew Bus to Bus		1.0							ns

			74ACTQ		54A	СТQ	74A	СТQ	54A	СТQ	
Symbol	Parameter	$\begin{array}{l} T_{A}=-40^{\circ}\text{C to} +85^{\circ}\text{C} \\ V_{CC}=\text{Com} \\ C_{L}=50 \text{ pF} \\ 16 \text{ Outputs} \\ \text{Switching} \\ (\text{Note 2}) \end{array}$			$\label{eq:transform} \begin{array}{l} T_A = Mil \\ V_{CC} = Mil \\ C_L = 50 \ pF \\ 16 \ Outputs \\ Switching \\ (Note 2) \end{array}$		$\label{eq:TA} \begin{split} \textbf{T}_{\textbf{A}} &= -40^{\circ}\text{C to} + 85^{\circ}\text{C} \\ \textbf{V}_{\textbf{CC}} &= \text{Com} \\ \textbf{C}_{\textbf{L}} &= 250 \text{ pF} \\ \textbf{(Note 3)} \end{split}$		T <sub>A</sub> = Mil V <sub>CC</sub> = Mil C <sub>L</sub> = 250 pF (Note 3)		Units
		Min	Тур	Max	Min	Мах	Min	Мах	Min	Мах	1
t <sub>OSHL</sub> (Note 1)	Pin-to-Pin Skew Select to Bus (w/An or Bn HIGH or LOW)			1.0							ns
t <sub>OSLH</sub> (Note 1)	Pin-to-Pin Skew Select to Bus (w/An or Bn HIGH or LOW)			1.2							ns
t <sub>OST</sub> (Note 1)	Pin-to-Pin Skew Clock to Bus			2.1							ns
t <sub>OST</sub> (Note 1)	Pin-to-Pin Skew Bus to Bus			1.0							ns
t <sub>OST</sub> (Note 1)	Pin-to-Pin Skew Select to Bus			2.7							ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW ( $t_{OSHL}$ ), LOW to HIGH ( $t_{OSLH}$ ), or any combination switching LOW to HIGH and/or HIGH to LOW ( $t_{OST}$ ).

Note 2: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 3: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 4: TRI-STATE delays are load dominated and have been excluded from the datasheet.

Note 5: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

#### Capacitance

Sy	mbol	Parameter	Тур	Units	Conditions
CII	N	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C <sub>F</sub>	P	Power Dissipation Capacitance	95	pF	$V_{CC} = 5.0V$

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

- Procedure:
- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500  $\!\Omega.$
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set V<sub>CC</sub> to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.



#### FIGURE 1. Quiet Output Noise Voltage Waveforms

Note A:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f = 1 MHz,  $t_r = 3$  ns,  $t_r = 3$  ns, skew < 150 ps.  Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V<sub>OHV</sub>:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the HL transition. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a 50  $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next increase the input HIGH voltage level on the word generator, V<sub>IH</sub> until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.