### 74ACT11174 HEX D-TYPE FLIP-FLOP WITH CLEAR

SCAS145 - D3435, MARCH 1990 - REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
- Applications Include: Buffer/Storage Registers, Shift Registers, Pattern Generators
- Fully-Buffered Outputs for Maximum Isolation From External Disturbances
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### **DW OR N PACKAGE** (TOP VIEW) 20 CLR 1Q [ 2Q 🛛 2 19 🛮 1D 3Q 🛮 3 18 2D GND ∏ 17 3D GND [ 16 V<sub>CC</sub> 15 VCC GND ∏ 6 GND [] 7 14**∏** 4D 4Q 🛮 8 13 5D 5Q 🛮 9 12 **[**] 6D 11 🛮 CLK 6Q [] 10

### description

This device contains six D-type flip-flops and is positive-edge-triggered with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The 74ACT11174 is characterized for operation from – 40°C to 85°C.

FUNCTION TABLE (each flip-flop)


	INPUTS		ОИТРИТ
CLR	CLK	D	Q
L	Х	Х	L
Н	$\uparrow$	Н	Н
Н	$\uparrow$	L	L
Н	L	Χ	$Q_0$

EPIC is a trademark of Texas Instruments Incorporated.




SCAS145 - D3435, MARCH 1990 - REVISED APRIL 1993

### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	± 20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	$\dots \dots \pm 50 \text{ mA}$
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V <sub>CC</sub> or GND	±150 mA
Storage temperature range	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



SCAS145 - D3435, MARCH 1990 - REVISED APRIL 1993

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
٧ <sub>I</sub>	Input voltage	0		VCC	V
٧o	Output voltage	0		VCC	V
IOH	High-level output current			-24	mA
loL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	ns/V
TA	Operating free-air temperature	- 40		85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	T <sub>A</sub> = 25°C			MIN	MAV	UNIT
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	IVIIIV	MAX	UNII
	I 50 A	4.5 V	4.4			4.4		
	ΙΟΗ = – 50 μΑ		5.4			5.4		
Voн	I <sub>OH</sub> = – 24 mA	4.5 V	3.94			3.8		V
	10H = - 24 IIIA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VoL	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.44	V
		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
IĮ	$V_I = V_{CC}$ or GND	5.5 V			± 0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		4	·			pF

Those more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	- MIN	T <sub>A</sub> = 25°C		MAY	UNIT
			MIN		MAX	UNII		
fclock	Clock frequency		0	110	0	110	MHz	
	tw Pulse duration	CLR low	4		4		ns	
t <sub>w</sub> Puis		CLK high or low	4.5		4.5			
		Data	4		4		Τ	
t <sub>su</sub>	Setup time before CLK↑  CLR inactive		1		1		ns	
t <sub>h</sub>	Hold time after CLK↑		0.5	·	0.5		ns	

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V<sub>CC</sub>.

SCAS145 - D3435, MARCH 1990 - REVISED APRIL 1993

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX	IVIIIV I	WAA	ONII
f <sub>max</sub>			110	135		110		MHz
<sup>t</sup> PHL	CLR	Any Q	3.4	7.5	11.4	3.4	12.6	ns
<sup>t</sup> PLH	CLK	Any Q	3.1	5.8	7.9	3.1	8.7	20
<sup>t</sup> PHL		Ally Q	3.7	7.2	9.9	3.7	11	ns

### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	Outputs enabled	$C_L = 50 \text{ pF},  f = 1 \text{ MHz}$	30	pF

#### PARAMETER MEASUREMENT INFORMATION From Output **Under Test** 3 V C<sub>L</sub> = 50 pF 500 $\Omega$ (see Note A) Input 1.5 V 0 V **VOLTAGE WAVEFORMS LOAD CIRCUIT** Input (see Note B) 0 V **Timing Input** <sup>t</sup>PHL <sup>t</sup>PLH (see Note B) Vон In-Phase 50% V<sub>CC</sub> 50% V<sub>CC</sub> $t_{\mathsf{h}}$ Output $v_{\text{OL}}$ <sup>t</sup>PLH 1.5 V tPHL ─◀ **Data Input** 0 V **Out-of-Phase** 50% V<sub>CC</sub> 50% V<sub>CC</sub> Output **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS**

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated