1Y1

1Y2 2 2

1Y3 🛛

GND I 4

2Y1 6

2Y2 🛛 7

2Y3 🛛 8

2Y0 5

3

D OR N PACKAGE (TOP VIEW)

SCAS072A - JULY 1989 - REVISED APRIL 1993

16 1Y0

15**1**1A

14**1**1B

13 1 1 G

12 V_{CC}

10 2A

9 2B

11 2 2 G

•	Designed Specifically for High-Speed
	Memory Decoders and Data Transmission
	Systems

- Incorporates Two Enable Inputs to Simplify Cascading and/or Data Reception
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small Outline Packages, and Standard Plastic 300-mil DIPs

description

The 74AC11239 circuit is designed to be used in high-performance memory-decoding or data- routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The 74AC11239 is comprised of two individual two-line to four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

FUNCTION TABLE							
ENABLE INPUT	SELECT	INPUTS		OUT	PUTS		
G	Α	В	Y0	Y1	Y2	Y3	
Н	Х	Х	L	L	L	L	
L	L	L	Н	L	L	L	
L	н	L	L	н	L	L	
L	L	н	L	L	Н	L	
L	н	н	L	L	L	н	


The 74AC11239 is characterized for operation from -40° C to 85° C.

EPIC is a trademark of Texas Instruments Incorporated.




SCAS072A - JULY 1989 - REVISED APRIL 1993

logic symbols[†] (alternatives)



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS072A - JULY 1989 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	– 0.5 V to 7 V
Input voltage range, VI (see Note 1)	$\dots \dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$\dots \dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	$\dots \dots \pm 20 \text{ mA}$
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	
Continuous current through V _{CC} or GND	$\dots \dots \pm 200 \text{ mA}$
Storage temperature range	– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		3	5	5.5	V	
		$V_{CC} = 3 V$	2.1				
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V	
		V _{CC} = 5.5 V	3.85				
		$V_{CC} = 3 V$			0.9		
VIL	Low-level input voltage V _{CC} = 4.5	V _{CC} = 4.5 V			1.35	V	
		V _{CC} = 5.5 V			1.65		
VI	Input voltage		0		VCC	V	
VO	Output voltage		0		VCC	V	
		V _{CC} = 3 V			-4		
IОН	High-level output current	V _{CC} = 4.5 V			-24	mA	
		V _{CC} = 5.5 V			-24		
		$V_{CC} = 3 V$			12		
IOL	Low-level output current	V _{CC} = 4.5 V			24	mA	
		V _{CC} = 5.5 V		-	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	-	0		10	ns/V	
TA	Operating free-air temperature		- 40		85	°C	

recommended operating conditions



SCAS072A - JULY 1989 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Ver	T _A = 25°C			MIN MAX	МАХ	UNIT
FARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	WIIIN	WAA	UNIT
		3 V	2.9			2.9		
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Vou	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		v
VOH		4.5 V	3.94			3.8		V
	I _{OH} = – 24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V						
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		3 V			0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
N	I _{OL} = 12 mA	3 V			0.36		0.44	V
VOL	1 04 mA	4.5 V			0.36		0.44	V
	I _{OL} = 24 mA	5.5 V			0.36		0.44	1
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V						
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
Ц	V _I = V _{CC} or GND	5.5 V			± 0.1		± 1	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80	μA
Ci	V _I = V _{CC} or GND	5 V		3.5				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	₄ = 25°C	;	MIN	МАХ	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		WIAA	UNIT
^t PLH	A or B	A or B Y	1.5	6.2	8.5	1.5	9.5	
^t PHL			1.5	5.6	8	1.5	9	ns
^t PLH	G	V	1.5	5.4	7.1	1.5	7.9	
^t PHL		T	1.5	5.7	7.3	1.5	8.1	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	ТО	T,	Δ = 25°C	;	MIN	МАХ	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		WAA	
^t PLH	A or B	V	1.5	4	6.1	1.5	6.7	ns
^t PHL		T	1.5	3.7	6.1	1.5	6.8	115
^t PLH	G	V	1.5	3.5	5.3	1.5	5.8	20
^t PHL		ſ	1.5	3.9	5.6	1.5	6.2	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	48	pF

SCAS072A - JULY 1989 - REVISED APRIL 1993

PARAMETER MEASUREMENT INFORMATION



NOTES: A.C_L includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns. C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated