INTEGRATED CIRCUITS



Product specification Supersedes data of 1995 Sep 28 IC23 Data Handbook 1998 Feb 27





74ABT16821A 74ABTH16821A

FEATURES

- 20-bit positive-edge triggered register
- Multiple V_{CC} and GND pins minimize switching noise
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- 74ABTH16821A incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74ABT16821A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16821A has two 10-bit, edge triggered registers, with each register coupled to a 3-State output buffer. The two sections of each register are controlled independently by the clock (nCP) and Output Enable ($n\overline{OE}$) control gates.

Each register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.

The active Low Output Enable ($n\overline{OE}$) controls all ten 3-State buffers independent of the register operation. When $n\overline{OE}$ is Low, the data in the register appears at the outputs. When $n\overline{OE}$ is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

Two options are available, 74ABT16821A which does not have the bus-hold feature and 74ABTH16821A which incorporates the bus-hold feature.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	$C_L = 50 pF; V_{CC} = 5V$	2.4 2.0	ns
C _{IN}	Input capacitance	$V_I = 0V \text{ or } V_{CC}$	3	pF
C _{OUT}	Output capacitance	$V_{O} = 0V$ or V_{CC} ; 3-State	7	pF
I _{CCZ}		Outputs disabled; $V_{CC} = 5.5V$	500	μΑ
I _{CCL}	Quiescent supply current	Outputs LOW; $V_{CC} = 5.5V$	10	mA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	–40°C to +85°C	74ABT16821A DL	BT16821A DL	SOT371-1
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74ABT16821A DGG	BT16821A DGG	SOT364-1
56-Pin Plastic SSOP Type III	–40°C to +85°C	74ABTH16821A DL	BH16821A DL	SOT371-1
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74ABTH16821A DGG	BH16821A DGG	SOT364-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
55, 54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31, 30	1D0 - 1D9 2D0 - 2D9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26, 27	1Q0 - 1Q9 2Q0 - 2Q9	Data outputs
1, 28	10E, 20E	Output enable inputs (active-Low)
56, 29	1CP, 2CP	Clock pulse inputs (active rising edge)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

74ABT16821A 74ABTH16821A

PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)

$1 \overline{OE}$ 1 $EN2$ $1 \overline{CP}$ 56 C1 $2\overline{OE}$ 28 $EN4$ $2CP$ 29 C3 $1D0$ 55 $1D$ $2 \overline{V}$ 2 $1D1$ 54 3 $1Q1$ $1D2$ 52 5 $1Q2$ $1D3$ 51 6 $1Q3$ $1D4$ 49 8 $1Q4$ $1D5$ 48 9 $1Q5$ $1D6$ 47 10 $1Q6$ $1D7$ 45 12 $1Q7$ $1D8$ 44 13 $1Q8$ $1D9$ 43 14 $1Q9$ $2D0$ 42 $3D$ $4 \overline{V}$ 15 $2D0$ 42 $3D$ $4 \overline{V}$ 16 $2Q1$ $2D3$ 38 19 $2Q3$ $2D4$ $2T$ $2Q6$ $2D4$ 37 20 $2Q4$ $2D5$ 36 21 $2Q5$ $2D6$ 34 23 $2Q6$ $2Q8$ <th></th> <th></th> <th></th> <th></th> <th>1</th> <th></th>					1	
$2\overline{OE}$ $2\overline{B}$ $EN4$ $2CP$ 29 $C3$ $1D0$ $5\overline{5}$ $1D$ $2\overline{V}$ 2 $1D1$ $5\overline{4}$ 3 $1Q1$ $1D2$ $5\overline{2}$ 5 $1Q2$ $1D3$ $5\overline{1}$ 6 $1Q3$ $1D4$ 49 8 $1Q4$ $1D5$ $4\overline{8}$ 9 $1Q5$ $1D6$ $4\overline{7}$ 10 $1Q6$ $1D7$ $4\overline{5}$ 12 $1Q7$ $1D8$ $4\overline{4}$ $1\overline{3}$ $1Q8$ $1D9$ $4\overline{3}$ 14 $1Q9$ $2D0$ $4\overline{2}$ $3D$ $4\overline{V}$ $1\overline{5}$ $2D0$ $4\overline{2}$ $3D$ $4\overline{V}$ $1\overline{6}$ $2D1$ $4\overline{1}$ $1\overline{6}$ $2Q1$ $2D3$ $3\overline{8}$ $1\overline{9}$ $2Q3$ $2D4$ $3\overline{7}$ 20 $2Q4$ $2D5$ $3\overline{6}$ $2\overline{1}$ $2Q5$ $2D6$ $3\overline{4}$ $2\overline{3}$ $2Q6$	10E	_1N	EN2			
2OE 29 $C3$ $1D0$ 55 $1D$ $2V$ 2 $1Q0$ $1D1$ 54 3 $1Q1$ $1D2$ 52 5 $1Q2$ $1D3$ 51 6 $1Q3$ $1D4$ 49 8 $1Q4$ $1D5$ 48 9 $1Q5$ $1D6$ 47 10 $1Q6$ $1D7$ 45 12 $1Q7$ $1D8$ 44 13 $1Q8$ $1D9$ 43 14 $1Q9$ $2D0$ 42 $3D$ $4V$ 15 $2Q0$ $2D1$ 41 16 $2Q1$ $2D2$ $2Q3$ $2Q4$ $2D5$ 36 21 $2Q5$ $2Q6$ $2Q4$ $2D5$ 36 21 $2Q5$ $2Q6$ $2Q4$ $2D7$ 33 24 $2Q7$ $2D6$ 34 23 $2Q6$ $2Q8$ 208 31 26 $2Q8$ 208 206 $2Q8$ 208 208	1CP	56	-> C1			
207 55 $1D$ 2∇ 2 $1Q0$ $1D1$ 54 3 $1Q1$ $1D2$ 52 5 $1Q2$ $1D3$ 51 6 $1Q3$ $1D4$ 49 8 $1Q4$ $1D5$ 48 9 $1Q5$ $1D6$ 47 10 $1Q6$ $1D7$ 45 12 $1Q7$ $1D8$ 44 13 $1Q8$ $1D9$ 43 14 $1Q9$ $2D0$ 42 $3D$ 4∇ 15 $2Q0$ $2D1$ 41 16 $2Q1$ 17 $2Q2$ $2D3$ 38 19 $2Q3$ $2Q4$ $2D5$ 36 21 $2Q5$ $2D6$ 34 23 $2Q6$ $2Q4$ $2Q7$ $2Q6$ $2Q8$ $2D7$ 33 24 $2Q7$ $2Q6$ $2Q8$ $2Q6$ $2Q8$	2 0E	28	EN4			
100 54 3 101 101 54 3 101 102 52 5 102 103 51 6 103 104 49 8 104 105 48 9 105 106 47 10 106 107 45 12 107 108 44 13 108 109 43 14 109 200 42 $3D$ 4∇ 15 200 $2D1$ 41 16 201 201 202 203 204 37 200 204 $2D5$ 36 211 205 206 34 23 206 $2D7$ 33 24 207 226 208 31 26 208	2CP	29	—> Сз			
100 54 3 101 101 54 3 101 102 52 5 102 103 51 6 103 104 49 8 104 105 48 9 105 106 47 10 106 107 45 12 107 108 44 13 108 109 43 14 109 200 42 $3D$ 4∇ 15 200 $2D1$ 41 16 201 201 202 203 204 37 200 204 $2D5$ 36 211 205 206 34 23 206 $2D7$ 33 24 207 226 208 31 26 208		EE	<u> </u>		l o	
1D1 52 5 $1Q2$ 1D2 51 6 $1Q3$ 1D4 49 8 $1Q4$ 1D5 48 9 $1Q5$ 1D6 47 10 $1Q6$ 1D7 45 12 $1Q7$ 1D8 44 13 $1Q8$ 1D9 43 14 $1Q9$ 2D0 42 $3D$ 4∇ 15 $2Q0$ 2D1 41 16 $2Q1$ 203 204 203 204 203 204 205 36 211 $2Q5$ 206 34 23 $2Q6$ 2			- 1D	2 🗸		
102 51 6 103 $1D3$ 51 6 103 $1D4$ 49 8 104 $1D5$ 48 9 105 $1D6$ 47 10 106 $1D7$ 45 12 107 $1D8$ 44 13 108 $1D9$ 43 14 109 $2D0$ 42 $3D$ 4∇ $2D0$ 42 $3D$ 4∇ $2D1$ 41 166 201 $2D2$ 40 177 202 $2D3$ 38 199 203 $2D4$ 37 200 204 $2D5$ 36 21 205 $2D6$ 34 23 206 $2D7$ 33 24 207 $2D8$ 31 26 208			1			
103 49 8 104 105 48 9 105 106 47 10 106 107 45 12 107 108 44 13 108 109 43 14 109 200 42 $3D$ 4∇ $2D0$ 42 $3D$ 4∇ $2D1$ 41 16 $2Q1$ $2D2$ 40 177 202 $2D3$ 38 199 203 $2D4$ 37 200 204 $2D5$ 36 211 205 $2D6$ 34 23 206 $2D7$ 33 24 207 $2D8$ 31 266 208						1Q2
104 104 105 48 9 106 47 10 106 47 10 107 45 12 107 45 12 108 44 13 109 43 14 109 42 $3D$ 4∇ $2D0$ 42 $3D$ 4∇ $2D0$ 42 $3D$ 4∇ $2D0$ 42 $3D$ 4∇ $2D0$ 42 $3D$ 4∇ $2D2$ 40 17 202 $2D3$ 38 19 203 $2D4$ 37 20 204 $2D5$ 36 21 205 $2D6$ 34 23 206 $2D7$ 33 24 207 $2D8$ 31 26 208	1D3					1Q3
103 47 10 106 107 45 12 107 108 44 13 108 109 43 14 109 $2D0$ 42 $3D$ $4V$ 15 200 $2D1$ 41 16 201 201 41 16 201 $2D2$ 40 177 202 203 204 37 200 204 $2D5$ 36 211 205 206 34 23 206 $2D7$ 33 244 207 208 31 266 208	1D4					1Q4
1D7 45 12 1Q7 1D8 44 13 1Q8 1D9 43 14 1Q9 2D0 42 3D 4∇ 15 2Q0 2D1 41 16 2Q1 2D2 40 17 2Q2 2D3 38 19 2Q3 2D4 37 20 2Q4 2D5 36 21 2Q5 2D6 34 23 2Q6 2D7 33 24 2Q7 2D8 31 26 2Q8	1D5		-			1Q5
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1D6		-			1Q6
106 43 14 $1Q9$ $2D0$ 42 $3D$ 4∇ 15 $2Q0$ $2D1$ 41 16 $2Q1$ $2D2$ 40 17 $2Q2$ $2D3$ 38 19 $2Q3$ $2D4$ 37 20 $2Q4$ $2D5$ 36 211 $2Q5$ $2D6$ 34 23 $2Q6$ $2D7$ 33 244 $2Q7$ $2D8$ 31 266 $2Q8$	1D7		-			1Q7
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1D8	44	-		13	1Q8
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1D9	43	-		14	1Q9
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2D0	42	3D	4 🗸	15	2Q0
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2D1	41			16	2Q1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2D2	40			17	2Q2
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2D3	38			19	2Q3
2D5 34 23 2Q6 2D6 34 23 2Q6 2D7 33 24 2Q7 2D8 31 26 2Q8	2D4	37			20	2Q4
2D6 2Q6 2D7 33 2D8 31 20 26 2Q8	2D5	36			21	2Q5
2D8 <u>31</u> <u>26</u> 2Q8	2D6	_34			23	2Q6
200	2D7	_33			24	2Q7
2D9 <u>30</u> <u>27</u> 2Q9	2D8	31			26	2Q8
	2D9	30			27	2Q9
SH00003			L		I Sł	

FUNCTION TABLE

1	NPUTS	5	INTERNAL	OUTPUTS	OPERATING	
nOE	nCP	nDx	REGISTER	nQ0 - nQ9	MODE	
L L	$\stackrel{\wedge}{\leftarrow}$	l h	L H	L H	Load and read register	
L	1	Х	NC	NC	Hold	
H H	$\stackrel{}{\uparrow}$	X Dn	NC Dn	Z Z	Disable outputs	

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High clock transition

Low voltage level

 Low voltage level one set-up time prior to the Low-to-High clock transition

NC= No change

Т

X = Don't care

Z = High impedance "off" state \uparrow = Low to High clock transition

= Low to High clock transition

 \uparrow = Not a Low-to-High clock transition

74ABT16821A 74ABTH16821A

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +5.5	V
I	DC output current	Output in Low state	128	mA
IOUT		Output in High state	-64	
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
		MIN	МАХ	
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level Input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

74ABT16821A 74ABTH16821A

DC ELECTRICAL CHARACTERISTICS

				LIMITS					
SYMBOL	PARAMETER	TEST CONDITIONS	TEST CONDITIONS		T _{amb} = +25°C			= -40°C 85°C	UNIT
				Min	Тур	Max	Min	Мах	
V _{IK}	Input clamp voltage	V _{CC} = 4.5V; I _{IK} = -18mA			-0.9	-1.2		-1.2	V
		V_{CC} = 4.5V; I_{OH} = -3mA; V_{I} = V_{IL} of	or V _{IH}	2.5	2.9		2.5		V
V _{OH}	High-level output voltage	V_{CC} = 5.0V; I_{OH} = -3mA; V_{I} = V_{IL} o	or V _{IH}	3.0	3.4		3.0		V
		V_{CC} = 4.5V; I_{OH} = -32mA; V_{I} = V_{IL}	or V _{IH}	2.0	2.4		2.0		V
V _{OL}	Low-level output voltage	$V_{CC} = 4.5$ V; $I_{OL} = 64$ mA; $V_{I} = V_{IL}$	or V _{IH}		0.36	0.55		0.55	V
V _{RST}	Power-up output voltage ³	V_{CC} = 5.5V; I_O = 1mA; V_I = GND o	or V _{CC}		0.13	0.55		0.55	V
l _i	Input leakage current	V_{CC} = 5.5V; V_I = V_{CC} or GND			±0.01	±1.0		±1.0	μΑ
		V_{CC} = 5.5V; V_{I} = V_{CC} or GND	Control pins		±0.01	±1		±1	μΑ
I _I	Input leakage current 74ABTH16821A	$V_{CC} = 5.5 V; V_{I} = V_{CC}$	Detering		0.01	1		1	μΑ
		$V_{CC} = 5.5 V; V_I = 0$	Data pins		-1	-3		-5	μΑ
	-	V _{CC} = 4.5V; V _I = 0.8V		35			35		
I _{HOLD}	Bus Hold current inputs ⁵ 74ABTH16821A	$V_{CC} = 4.5 V; V_I = 2.0 V$		-75			-75		μA
		$V_{CC} = 5.5V; V_{I} = 0 \text{ to } 5.5V$		±800					
I _{OFF}	Power-off leakage current	V_{CC} = 0.0V; V_O or $V_I \leq 4.5V$			±5.0	±100		±100	μΑ
I _{PU/PD}	Power-up/down 3-State output current ⁴	$V_{CC} = 2.1V$; $V_{O} = 0.5V$; $V_{I} = GND$ $V_{OE} = Don't$ care	or V _{CC} ;		±5.0	±50		±50	μA
I _{OZH}	3-State output High current	V_{CC} = 5.5V; V_{O} = 2.7V; V_{I} = V_{IL} or	· V _{IH}		1.0	10		10	μA
I _{OZL}	3-State output Low current	V_{CC} = 5.5V; V_O = 0.5V; V_I = V_{IL} or	· V _{IH}		-1.0	-10		-10	μA
I _{CEX}	Output High leakage current	$V_{CC} = 5.5V; V_{O} = 5.5V; V_{I} = GND$	V_{CC} = 5.5V; V_{O} = 5.5V; V_{I} = GND or V_{CC}		5.0	50		50	μA
Ι _Ο	Output current ¹	$V_{CC} = 5.5 V; V_{O} = 2.5 V$		-50	-90	-180	-50	-180	mA
I _{CCH}		$V_{CC} = 5.5V$; Outputs High, $V_I = GN$	ND or V _{CC}		0.5	1		1	mA
I _{CCL}	Quiescent supply current	$V_{CC} = 5.5V$; Outputs Low, $V_I = GN$	ID or V _{CC}		10	19		19	mA
I _{CCZ}		V_{CC} = 5.5V; Outputs 3-State; V_{I} =	GND or V _{CC}		0.5	1		1	mA
ΔI_{CC}	Additional supply current per input pin ²	$V_{CC} = 5.5$ V; one input at 3.4V, other V_{CC} or GND	er inputs at		0.25	1.5		1.5	mA

NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

2. This is the increase in supply current for each input at 3.4V.

3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power. 4. This parameter is valid for any V_{CC} between 0V and 2.1V with a transition time of up to 10msec. From $V_{CC} = 2.1V$ to $V_{CC} = 5V$ a transition time of up to 100µsec is permitted.

5. This is the bus hold overdrive current required to force the input to the opposite logic state.

74ABT16821A 74ABTH16821A

AC CHARACTERISTICS

GND = 0V, $t_R = t_F = 2.5ns$, $C_L = 50pF$, $R_L = 500\Omega$

					LIMITS			
SYMBOL	PARAMETER	WAVEFORM	r	ا _{amb} = +25° V _{CC} = +5.0	с /	+8	= -40 to 5°C .0V ±0.5V	UNIT
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	1	160	250		160		MHz
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	1	1.3 1.1	2.4 2.0	3.3 2.6	1.3 1.1	3.7 3.0	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	3 4	1.4 1.2	2.5 2.3	3.3 3.0	1.4 1.2	4.1 3.7	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	3 4	1.6 1.3	3.2 2.3	4.1 3.1	1.6 1.3	4.8 3.3	ns

AC SETUP REQUIREMENTS

GND = 0V, $t_R = t_F = 2.5$ ns, $C_L = 50$ pF, $R_L = 500\Omega$

			LIMITS				
SYMBOL	PARAMETER	WAVEFORM	T _{amb} = V _{CC} =	= +25°C = +5.0V	T _{amb} = -40 V _{CC} = +5	0 to +85°C .0V ±0.5V	UNIT
			MIN	ТҮР	MIN	MAX	
t _s (H) t _s (L)	Setup time, High or Low nDx to nCP	2	1.8 1.8	1.2 0.9	1.8 1.8		ns
t _h (H) t _h (L)	Hold time, High or Low nDx to nCP	2	1.0 1.0	0.8 -1.0	1.0 1.0		ns
t _w (H) t _w (L)	nCP pulse width High or Low	1	2.5 2.5	0.8 1.0	2.5 2.5		ns

AC WAVEFORMS







Waveform 2. Data Setup and Hold Times



Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

74ABT16821A 74ABTH16821A

TEST CIRCUIT AND WAVEFORM



SA00018

74ABT16821A 74ABTH16821A



74ABT16821A 74ABTH16821A



74ABT16821A 74ABTH16821A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

9397-750-03501

Date of release: 05-96

Let's make things better.



PHILIPS