Octal inverting transceiver with parity generator/checker (3–State)

74ABT834

FEATURES

- Low static and dynamic power dissipation with high speed and high output drive
- Open-collector ERROR output
- Output capability: +64mA/–32mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model
- Power up/down 3–State

DESCRIPTION

The 74ABT834 high–performance BiCMOS device combines low static and dynamic **QUICK REFERENCE DATA**

power dissipation with high speed and high output drive.

The 74ABT834 is an octal inverting transceiver with a parity generator/checker and is intended for bus–oriented applications.

When Output Enable A (OEA) is High, it will place the A outputs in a high impedance state. Output Enable B (OEB) controls the B outputs in the same way.

The parity generator creates an odd parity output (PARITY) when \overline{OEB} is Low. When \overline{OEA} is Low, the parity of the B port, including the PARITY input, is checked for odd parity. When an error is detected, the error data is sent to the input of a storage register. If a Low-to-High transition happens at the clock input (CP), the error data is stored in the register and the Open-collector error flag (ERROR) will go Low. The error flag register is cleared with a Low pulse on the CLEAR input.

If both \overrightarrow{OEA} and \overrightarrow{OEB} are Low, data will flow from the A bus to the B bus and the part is forced into an error condition which creates an inverted PARITY output. This error condition can be used by the designer for system diagnostics.

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	$C_{L} = 50 pF; V_{CC} = 5V$	3.4	ns
t _{PLH} t _{PHL}	Propagation delay An to PARITY	C _L = 50pF; V _{CC} = 5V	7.4	ns
C _{IN}	Input capacitance	$V_I = 0V \text{ or } V_{CC}$	4	pF
C _{OUT}	Output capacitance	$V_I = 0V \text{ or } V_{CC}$	7	pF
I _{CCZ}	Total supply current	Outputs disabled; V_{CC} =5.5V	50	μΑ

ORDERING INFORMATION

PACKAGES	CONDITIONS T _{amb} = 25°C; GND = 0V	ORDER CODE
24-pin plastic DIP (300mil)	−40°C to +85°C	74ABT834N
24-pin plastic SOL (300mil)	-40°C to +85°C	74ABT834D

PIN CONFIGURATION



LOGIC SYMBOL



Octal inverting transceiver with parity generator/checker (3-State)

PIN DESCRIPTION

SYMBOL	PIN NUMBER	NAME AND FUNCTION
A0 – A7	2, 3, 4, 5, 6, 7, 8, 9	A port 3–State inputs/outputs
B0 – B7	23, 22, 21, 20, 19, 18, 17, 16	B port 3–State inputs/outputs
OEA	1	Enables the A outputs when Low
OEB	14	Enables the B outputs when Low
PARITY	15	Parity output
ERROR	10	Error output
CLEAR	11	Clears the error flag register when Low
CP	13	Clock input
GND	12	Ground (0V)
V _{CC}	24	Positive supply voltage

FUNCTION TABLE

	INPUTS				OUTPUTS			
MODE	OEB	OEA	An Σ of Highs	Bn + Parity Σ of Lows	An	Bn	PARITY	
\overline{A} data to B bus and generate odd parity output	L	н	Odd Even	NA (output)	NA (input)	Ān	H L	
\overline{B} data to A bus and check for parity error ¹	Н	L	NA (output)	Odd Even	Bn	NA (input)	NA (input)	
A bus and B bus disabled ²	Н	Н	Х	Х	Z	Z	Z	
\overline{A} data to B bus and generate inverted parity output	L	L	Odd Even	NA (output)	NA (input)	Ān	L H	

NOTES:

Error checking is detailed in the Error Flag Function Table below.
When clocked, the error output is Low if the sum of A inputs is even or High if the sum of A inputs is odd.

ERROR FLAG FUNCTION TABLE

	INPUTS		Internal node	Output		
MODE	CLEAR	СР	Bn + Parity Σ of Lows	Point "P"	Pre-state ERRORn-1	ERROR OUTPUT
Sample	H H H	↑ ↑ X	Odd Even X	H L X	H X L	H L L
Hold	Н	1	Х	Х	Х	NC
Clear	L	Х	Х	Х	Х	Н

= High voltage level steady state н

Low voltage level steady state L =

- X = Don't care NA = Not applicable

No change
High impedance "off" state
Low-to-High clock transition

NC Z ↑ ↓

= Not a Low-to-High clock transition

Octal inverting transceiver with parity generator/checker (3–State)

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V ₁ < 0	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		–65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal inverting transceiver with parity generator/checker (3-State)

74ABT834

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
		Min	Max	
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	High–level input voltage	2.0		V
VIL	Input voltage		0.8	V
V _{OH}	High-level output voltage, ERROR		5.5	V
I _{OH}	High–level output current		-32	mA
I _{OL}	Low-level output current		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

				LIMITS					-
SYMBOL	PARAMETER		TEST CONDITIONS	T _{amb} = +25°C				⊧ –40°C 85°C	UNIT
				Min	Тур	Max	Min	Мах	1
V _{IK}	Input clamp vol	tage	$V_{CC} = 4.5V; I_{IK} = -18mA$		-0.9	-1.2		-1.2	V
I _{OH}	High–level outp ERROR ONLY	out current	V_{CC} = 5.5V; V_{OH} = 5.5V; V_{I} = V_{IL} or V_{IH}			20		20	μΑ
			V_{CC} = 4.5V; I_{OH} = -3mA; V_I = V_{IL} or V_{IH}	2.5	3.5		2.5		V
V _{OH}	High-level output voltage		V_{CC} = 5.0V; I_{OH} = -3mA; V_I = V_{IL} or V_{IH}	3.0	4.0		3.0		V
		V_{CC} = 4.5V; I_{OH} = -32mA; V_I = V_{IL} or V_{IH}	2.0	2.6		2.0		V	
V _{OL}	Low-level output voltage		V_{CC} = 4.5V; I_{OL} = 64mA; V_I = V_{IL} or V_{IH}		0.42	0.55		0.55	V
I _I	Input leakage	Control pins	V _{CC} = 5.5V; V _I = GND or 5.5V		±0.01	±1.0		±1.0	μA
	current	Data pins	V_{CC} = 5.5V; V_{I} = GND or 5.5V		±5	±100		±100	μA
I _{IH} + I _{OZH}	3-State output	High current	V_{CC} = 5.5V; V_{O} = 2.7V; V_{I} = V_{IL} or V_{IH}		5.0	50		50	μΑ
I _{IL} + I _{OZL}	3-State output	Low current	V_{CC} = 5.5V; V_{O} = 0.5V; V_{I} = V_{IL} or V_{IH}		-5.0	-50		-50	μΑ
Ι _Ο	Output current ¹		$V_{CC} = 5.5V; V_{O} = 2.5V$	-50	-80	-180	-50	-180	mA
I _{CCH}			V_{CC} = 5.5V; Outputs High, V_{I} = GND or V_{CC}		50	250		250	μΑ
I _{CCL}	Quiescent supp	bly current	V_{CC} = 5.5V; Outputs Low, V_{I} = GND or V_{CC}		20	30		30	mA
I _{CCZ}			V_{CC} = 5.5V; Outputs 3–State; V _I = GND or V _{CC}		50	250		250	μA
ΔI_{CC}	Additional supp input pin ²	ly current per	V_{CC} = 5.5V; one input at 3.4V, other inputs at V_{CC} or GND		0.3	1.5		1.5	mA

NOTES:

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
This is the increase in supply current for each input at 3.4V.

74ABT834

AC CHARACTERISTICS

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF, R_L = 500 Ω

		WAVEFORMS	LIMITS					
SYMBOL	PARAMETER		T _{amb} = +25°C V _{CC} = +5.0V			T _{amb} = -40 V _{CC} = +5	0 to +85ºC .0V ±10%	UNIT
			Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	2						ns
t _{PLH} t _{PHL}	Propagation delay An to PARITY	1, 2						ns
t _{PLH} t _{PHL}	Propagation delay OEA to PARITY	1, 2						ns
t _{PLH}	Propagation delay CLEAR to ERROR	5						ns
t _{PHL}	Propagation delay CP to ERROR	1						ns
t _{PZH} t _{PZL}	Output enable time \overline{OEA} to An or \overline{OEB} to Bn, PARITY	3, 4						ns
t _{PHZ} t _{PLZ}	Output disable time OEA to An or OEB to Bn, PARITY	3, 4						ns

AC SETUP REQUIREMENTS

GND = 0V; t_{R} = t_{F} = 2.5ns; CL = 50pF, RL = 500 Ω

		WAVEFORMS	LIMITS					
SYMBOL	PARAMETER		T _{amb} = +25°C V _{CC} = +5.0V			T _{amb} = -4 V _{CC} = +5	UNIT	
			Min	Тур	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low Bn or PARITY to CP	6						ns
t _h (H) t _h (L)	Hold time, High or Low Bn or PARITY to CP	6						ns
t _w (H) t _w (L)	Pulse width, High or Low CP	6						ns
t _w (L)	Pulse width, Low CLEAR	5						ns
t _{rec}	Recovery time CLEAR to CP	5						ns

Octal inverting transceiver with parity generator/checker (3-State)

74ABT834

۷м

^tPLH

Output

٧м

Waveform 4. 3-State Output Enable Time to Low Level

٧M

^tPZL

۷м

۷м

^tPHL

٧M

V_{OL} +0.3V

٥v

t_h(L)

٧м

^tPLZ

t_S(L)

′м

t_w(L)



Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level



٥v

NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

Octal inverting transceiver with parity generator/checker (3–State)

74ABT834

18 16 14 (su), ^tPLH Propagation delay 4 ^tPHL 2 0 100 200 300 400 500 600 0 Load resistor (Ω) NOTE:

TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN COLLECTOR OUTPUTS

When using Open–Collector parts, the value of the pull–up resistor greatly affects the value of the t_{PLH} . For example, changing the specified pull–up resistor value from 500Ω to 100Ω will improve the t_{PLH} over 300% with only a slight change in the t_{PHL} . However, if the value of the pull–up resistor is changed, the user must make certain that the total I_{OL} current through the resistor and the total I_{IL} 's of the receivers does not exceed the I_{OL} maximum specification.

Vcc AMP (V) ţW 90% 90% • _{vx} NEGATIVE ٧M ٧w PULSE 10% 10% R¥ oν νουτ PULSE D.U.T tTHL (tF) tTLH (tR) GENERATOR ^tTLH (t_R) Rт tTHL (tF) AMP (V) 90% 90% POSITIVE ٧м ٧м PULSE Test Circuit for 3-State Outputs 10% 10% ٥v tw SWITCH POSITION LOAD VALUES $V_{M} = 1.5V$ TEST SWITCH OUTPUT Rx ٧x Input Pulse Definition closed t_{PLZ} ERROR 100Ω V_{CC} closed t_{PZL} All other 500Ω 7.0V All other open DEFINITIONS

TEST CIRCUIT AND WAVEFORM

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	t _W	t _R	t _F			
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns			