November 1992 Revised November 1999

74ABT574 Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

FAIRCHILD

SEMICONDUCTOR

The ABT574 is an octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ($\overline{\text{OE}}$). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The device is functionally identical to the ABT374 but has broadside pinouts.

Features

- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to ABT374
- 3-STATE outputs for bus-oriented applications
- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching, noise level and
- dynamic threshold performanceGuaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability

Ordering Code:

Order Number	Package Number	Package Description				
74ABT574CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body				
74ABT574CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74ABT574CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide				
74ABT574CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
Device also available in	Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

Connection Diagram



Pin Descriptions

Pin Names	Description			
D ₀ -D ₇	Data Inputs			
СР	Clock Pulse Input (Active Rising Edge)			
ŌĒ	3-STATE Output Enable Input (Active LOW)			
O ₀ –O ₇	3-STATE Outputs			

Functional Description

The ABT574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition.

With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When $\overline{\text{OE}}$ is HIGH, the outputs are in a high impedance state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flipflops.

Function Table

		Inputs		Internal	Outputs	Function
	OE	СР	D	Q	0	
	Н	H or L	L	NC	Z	Hold
	н	H or L	н	NC	Z	Hold
	н	~	L	L	Z	Load
	н	~	н	н	Z	Load
	L	~	L	L	L	Data Available
	L	~	н	н	н	Data Available
	L	H or L	L	NC	NC	No Change in Data
	L	H or L	н	NC	NC	No Change in Data
Level						

H = HIGH Voltage Leve L = LOW Voltage Level

X = ImmaterialZ = High Impedance $\screw = LOW-to-HIGH Transition$

NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disabled or	
Power-Off State	-0.5V to 5.5V
in the HIGH State	-0.5V to V _{CC}
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
DC Latchup Source Current	–500 mA
Over Voltage Latchup (I/O)	10V

Recommended Operating Conditions

$-40^{\circ}C$ to $+85^{\circ}C$
+4.5V to +5.5V
50 mV/ns
20 mV/ns
100 mV/ns

74ABT574

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parame	eter	Min	Тур	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Vol	tage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage		2.5			V	Min	I _{OH} = -3 mA
		F	2.0			V	Min	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage				0.55			I _{OL} = 64 mA
I _{IH}	Input HIGH Current				1	μA	Max	V _{IN} = 2.7V (Note 3)
					1	μА	wax	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Bro	eakdown Test			7	μA	Max	V _{IN} = 7.0V
IIL	Input LOW Current				-1	μA	Max	V _{IN} = 0.5V (Note 3)
					-1	μА	IVIAX	$V_{IN} = 0.0V$
V _{ID}	Input Leakage Test		4.75			V	0.0	I _{ID} = 1.9 μA
								All Other Pins Grounded
I _{OZH}	Output Leakage Curren	nt			10	μA	0-5.5V	$V_{OUT} = 2.7V; \overline{OE} = 2.0V$
I _{OZL}	Output Leakage Curre	nt			-10	μA	0-5.5V	$V_{OUT} = 0.5V; \overline{OE} = 2.0V$
I _{OS}	Output Short-Circuit Co	urrent	-100		-275	mA	Max	$V_{OUT} = 0.0V$
ICEX	Output High Leakage	Current			50	μA	Max	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test				100	μA	0.0	V _{OUT} = 5.5V; All Other GND
I _{CCH}	Power Supply Current				50	μA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current				30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current				50	μA	Max	$\overline{OE} = V_{CC}$
								All Others at V _{CC} or GND
ICCT	Additional I _{CC} /Input	Outputs Enabled			2.5	mA		$V_{I} = V_{CC} - 2.1V$
		Outputs 3-STATE			2.5	mA	Max	Enable Input V _I = V _{CC} - 2.1V
		Outputs 3-STATE			2.5	mA		Data Input V _I = V _{CC} - 2.1V
								All Others at V _{CC} or GND
ICCD	Dynamic I _{CC}	No Load		mA/	Maria	Outputs Open, $\overline{OE} = GND$,		
	(Note 3)			0.30	MHz	Max	One Bit Toggling (Note 4),	
							50% Duty Cycle	

Note 3: Guaranteed, but not tested.

Note 4: For 8-bit toggling, $I_{CCD} < 0.8 \mbox{ mA/MHz}.$

74ABT574

V_{IHD}

V_{ILD}

DC Electrical Characteristics

Minimum HIGH Level Dynamic Input Voltage

Maximum LOW Level Dynamic Input Voltage

(SOIC Package) Symbol Parameter Min Тур Max Units Quiet Output Maximum Dynamic V_{OL} VOLP 0.7 1.0 V Quiet Output Minimum Dynamic V_{OL} VOLV -1.5 -1.1 V Minimum HIGH Level Dynamic Output Voltage 2.5 3.0 ۷ V_{OHV}

Note 5: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

2.0

Note 6: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 7: Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

1.6

1.2

0.8

Conditions

 $\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\boldsymbol{\Omega}$

 $T_A = 25^{\circ}C$ (Note 5)

 $T_A = 25^{\circ}C$ (Note 5)

 $T_A = 25^{\circ}C$ (Note 6)

 $T_A = 25^{\circ}C$ (Note 7)

 $T_A = 25^{\circ}C$ (Note 7)

 v_{cc}

5.0

5.0

5.0

5.0

5.0

V

٧

AC Electrical Characteristics

Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		$T_A = -40^{\circ}C$ to +85°C $V_{CC} = 4.5V$ to 5.5V $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	150	200		150		150		MHz
t _{PLH}	Propagation Delay	2.0	3.2	5.0	1.5	7.0	2.0	5.0	
t _{PHL}	CP to O _n	2.0	3.3	5.0	1.5	7.4	2.0	5.0	ns
t _{PZH}	Output Enable Time	1.5	3.1	5.3	1.0	6.5	1.5	5.3	
t _{PZL}		1.5	3.1	5.3	1.0	7.2	1.5	5.3	ns
t _{PHZ}	Output Disable Time	1.5	3.6	5.4	1.0	7.2	1.5	5.4	20
t _{PLZ}		1.5	3.4	5.4	1.0	6.7	1.5	5.4	ns

AC Operating Requirements

Symbol	Parameter	V _{CC} =	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$	
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH	1.0		1.5		1.0		20
t _S (L)	or LOW D _n to CP	1.5		2.0		1.5		ns
t _H (H)	Hold Time, HIGH	1.0		2.0		1.0		20
t _H (L)	or LOW D _n to CP	1.0		2.0		1.0		ns
t _W (H)	Pulse Width, CP,	3.0		3.3		3.0		20
t _W (L)	HIGH or LOW	3.0		3.3		3.0		ns

Extended AC Electrical Characteristics

Symbol	Parameter	V _{CC} = 4.5 C _L = 8 Outputs	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$ 8 Outputs Switching (Note 8)		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 250 \text{ pF}$ (Note 9)		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 250 \text{ pF}$ 8 Outputs Switching (Note 10)		
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	1.5	5.7	2.0	7.8	2.0	10.0		
t _{PHL}	CP to O _n	1.5	5.7	2.0	7.8	2.0	10.0	ns	
t _{PZH}	Output Enable Time	1.5	6.2	2.0	8.0	2.0	10.5		
t _{PZL}		1.5	6.2	2.0	8.0	2.0	10.5	ns	
t _{PHZ}	Output Disable Time	1.0	5.5	(Note 11)		(Note 11)		ns	
t _{PLZ}		1.0	5.5						

Note 8: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 9: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 10: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 11: The 3-STATE Delay Times are dominated by the RC network (500Ω , 250 pF) on the output and has been excluded from the datasheet.

Skew (Note 12)

(SOIC package)

Symbol	Parameter	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$ 8 Outputs Switching (Note 12) Max	$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V}-5.5\text{V}$ $C_{L} = 250 \text{ pF}$ 8 Outputs Switching (Note 13) Max	Units
t _{OSHL} (Note 14)	Pin to Pin Skew HL Transitions	1.0	1.8	ns
t _{OSLH} (Note 14)	Pin to Pin Skew LH Transitions	1.0	1.8	ns
t _{PS} (Note 15)	Duty Cycle LH-HL Skew	1.8	4.3	ns
t _{OST} (Note 14)	Pin to Pin Skew LH/HL Transitions	2.0	4.3	ns
t _{PV} (Note 16)	Device to Device Skew LH/HL Transitions	2.5	4.6	ns

Note 12: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 13: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSLH}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). This specification is guaranteed but not tested.

Note 15: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Note 16: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Capacitance

Symbol	Parameter	Тур	Units	Conditions T _A = 25°C				
C _{IN}	Input Capacitance	5.0	pF	$V_{CC} = 0V$				
C _{OUT} (Note 17)	Output Capacitance	9.0	pF	$V_{CC} = 5.0 V$				
Note 17: C _{OUT} is me	Note 17: C _{OUT} is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.							

www.fairchildsemi.com

74ABT574









