

November 1993 Revised January 1999

74ABT16952

16-Bit Registered Transceiver with 3-STATE Outputs

General Description

The ABT16952 is a 16-bit registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-STATE output enable signals are provided for each register. The output pins are guaranteed to source 32 mA and to sink 64 mA.

Features

- Separate clock, clock enable and 3-STATE output enable provided for each register
- A and B output sink capability of 64 mA source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

Connection Diagram

Ordering Code:

Order Number	Package Number	Package Description				
74ABT16952CSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide				
74ABT16952CMTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				

Devices also available in Tape and Reel. Specify by appending the letter suffix "X" to the ordering code.

Pin Descriptions

Pin Names	Description		
A ₀ -A ₁₅	Data Register A Inputs/		
	B-Register 3-STATE Outputs		
B ₀ -B ₁₅	Data Register B Inputs/		
	A-Register 3-STATE Outputs		
CPAB _n , CPBA _n	Clock Pulse Inputs		
\overline{CEA}_n , \overline{CEB}_n	Clock Enable		
$\overline{OEAB}_n, \overline{OEBA}_n$	Output Enable Inputs		


Output Control

OE	Internal Q	Output	Function
Н	X	Z	Disable Outputs
L	L	L	Enable Outputs
L	Н	Н	

Register Function Table

(Applies to A or B Register)

	Inputs		Internal	
D	CP	CE	Q	Function
Х	Х	Н	NC	Hold Data
L		L	L	Load Data
Н	_	L	Н	



Absolute Maximum Ratings(Note 1)

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias -55°C to $+125^{\circ}\text{C}$

Junction Temperature under Bias -55°C to +150°C

 $V_{\mbox{\footnotesize CC}}$ Pin Potential to

Ground Pin -0.5V to +7.0V nput Voltage (Note 2) -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

% in the Disable or Power-Off State $$-0.5$\rm V to +5.5$\rm V_{CC}$$ in the HIGH State $$-0.5$\rm V to V_{CC}$$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) under these conditions is not implied.

DC Latchup Source Current -500 mA
Over Voltage Latchup (I/O) 10V

Recommended Operating Conditions

Free Air Ambient Temperature -40°C to $+85^{\circ}\text{C}$

Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate (ΔV/Δt)

 Data Input
 50 mV/ns

 Enable Input
 20 mV/ns

 Clock Input
 100 mV/ns

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH Voltage	2.5					$I_{OH} = -3 \text{ mA } (A_n, B_n)$
		2.0					$I_{OH} = -32 \text{ mA } (A_n, B_n)$
V _{OL}	Output LOW Voltage			0.55			$I_{OL} = 64 \text{ mA } (A_n, B_n)$
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA (Non-I/O Pins)
							All Other Pins Grounded
I _{IH}	Input HIGH Current			1	μΑ	Max	V _{IN} = 2.7V (Non-I/O Pins) (Note 4)
				1			$V_{IN} = V_{CC}$ (Non-I/O Pins)
I _{BVI}	Input HIGH Current			7	μΑ	Max	V _{IN} = 7.0V (Non-I/O Pins)
	Breakdown Test						
I _{BVIT}	Input HIGH Current			100	μΑ	Max	$V_{IN} = 5.5V (A_n, B_n)$
	Breakdown Test (I/O)						
I _{IL}	Input LOW Current			-1	μΑ	Max	V _{IN} = 0.5V (Non-I/O Pins) (Note 4)
				-1			V _{IN} = 0.0V (Non-I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current			10	μΑ	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$
							$\overline{\text{OEA}}$ or $\overline{\text{OEB}} = 2.0\text{V}$
I _{IL} + I _{OZL}	Output Leakage Current			-10	μΑ	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$
							OEA or OEB = 2.0V
Ios	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V(A_n, B_n)$
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0V	$V_{OUT} = 5.5V (A_n, B_n);$
							All Others GND
I _{CCH}	Power Supply Current			1.0	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			60	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			1.0	mA	Max	Outputs 3-STATE;
							All Others GND
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	V _I = V _{CC} - 2.1V; All Others
							at V _{CC} or GND
I _{CCD}	Dynamic I _{CC} No Load						Outputs Open
	(Note 4)			0.18	mA/MHz	Max	\overline{OEA} or $\overline{OEB} = GND$,
							Non-I/O = GND or V_{CC}
							One Bit toggling, 50% duty cycle
					1		(Note 3)

Note 3: For 8-bit toggling, I_{CCD} <1.4 mA/MHz.

Note 4: Guaranteed, but not tested.

AC Electrical Characteristics

(SSOP Package)

Symbol	Parameter	V _{CC} =	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50 \text{ pF}$	
		Min	Max	Min	Max	
f _{max}	Max Clock	200		200		MHz
	Frequency					
t _{PLH}	Propagation Delay	1.5	5.3	1.5	5.3	ns
t _{PHL}	CPAB _n or CPBA _n to	1.5	5.3	1.5	5.3	
	A _n or B _n					
t _{PZH}	Output Enable Time	1.5	5.5	1.5	5.5	ns
t _{PZL}	OEAB _n or OEBA _n to	1.5	5.5	1.5	5.5	
	A _n or B _n					
t _{PHZ}	Output Disable Time	1.5	6.0	1.5	6.0	ns
t_{PLZ}	OEAB _n or OEBA _n to	1.5	6.0	1.5	6.0	
	A _n or B _n					

AC Operating Requirements


			$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		C to +85°C	
Symbol	Parameter				$V_{CC} = 4.5V$ to 5.5V $C_L = 50 \text{ pF}$	
		C _L =				
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH	2.5		2.5		ns
$t_S(L)$	or LOW A _n or B _n	2.5		2.5		
	to $\overline{\text{CPAB}}_n$ or $\overline{\text{CPBA}}_n$					
t _H (H)	Hold Time, HIGH	1.5		1.5		ns
t _H (L)	or LOW A _n or B _n	1.5		1.5		
	to $\overline{\text{CPAB}}_n$ or $\overline{\text{CPBA}}_n$					
t _S (H)	Setup Time, HIGH	2.5		2.5		ns
t _S (L)	or LOW \overline{CEA}_n or \overline{CEB}_n	2.5		2.5		
	to $\overline{\text{CPAB}}_n$ or $\overline{\text{CPBA}}_n$					
t _H (H)	Hold Time, HIGH	1.5		1.5		ns
t _H (L)	or LOW \overline{CEA}_n or \overline{CEB}_n	1.5		1.5		
	to $\overline{\text{CPAB}}_n$ or $\overline{\text{CPBA}}_n$					
t _W (H)	Pulse Width,	3.0		3.0		
$t_W(L)$	HIGH or LOW	3.0		3.0		ns
	to CPAB _n or CPBA _n					

Capacitance

Symbol	Parameter	Тур	Units	Conditions $T_A = 25^{\circ}C$
C _{IN}	Input Capacitance	5	pF	V _{CC} = 0V (Non I/O Pins)
C _{I/O} (Note 5)	Output Capacitance	11	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 5: $C_{I/O}$ is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

AC Loading






FIGURE 1. Standard AC Test Load

 $\label{eq:VM} V_{M} = 1.5 \, V$ FIGURE 2. Test Input Signal Levels

Amplitude	Rep. Rate	t _W	t _r	t _f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Input Signal Requirements

AC Waveforms




FIGURE 4. Propagation Delay Waveforms for **Inverting and Non-Inverting Functions**




FIGURE 6. 3-STATE Output HIGH and LOW Enable and Disable Times




FIGURE 5. Propagation Delay, **Pulse Width Waveforms**





FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted 0.720 - 0.730 [18.30 - 18.54] 0.398 - 0.417 [10.10 - 10.60] LEAD #1 ⊕ 0.010[0.25] C B S A S 0.291 - 0.299 [7.40 - 7.59] _0.005 - 0.009 [0.13 - 0.22] 0.020 ±0.003 [0.51 ±0.08] TYP → 0.025 [0.635] TYP GAUGE PLANE 0.008 - 0.012 [0.21 - 0.30] TYP 0.010 [0.25] 0.020 - 0.040 [0.51 - 1.01] DETAIL E TYP 45° x 0.015 - 0.025 [0.39 - 0.63] _0.096 - 0.108 [2.44 - 2.74] SEATING PLANE SEE DETAIL E - D -0.004[0.10] WS56A (REV F)

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS56A



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com