

4-126

FUNCTIONAL DESCRIPTION — The '95 is a 4-bit shift register with serial and parallel synchronous operating modes. It has a Serial (D_S) and four Parallel (P₀ — P₃) Data inputs and four Parallel Data outputs (Q₀ — Q₃). The serial or parallel mode of operation is controlled by a Parallel Enable input (PE) and two Clock inputs, \overrightarrow{CP}_1 and \overrightarrow{CP}_2 . The serial (right-shift) or parallel data transfers occur synchronous with the HIGH-to-LOW transition of the selected clock input.

When PE is HIGH, \overline{CP}_2 is enabled. A HIGH-to-LOW transition on enabled \overline{CP}_2 transfers parallel data from the $P_0 - P_3$ inputs to the $Q_0 - Q_3$ outputs. When PE is LOW, \overline{CP}_1 is enabled. A HIGH-to-LOW transition on enabled \overline{CP}_1 transfers the data from Serial input (D_S) to Q_0 and shifts the data in Q_0 to Q_1 , Q_1 to Q_2 , and Q_2 to Q_3 respectively (right-shift). A left-shift is accomplished by externally connecting Q_3 to P_2 , Q_2 to P_1 , and Q_1 to P_0 , and operating the '95 in the parallel mode (PE = HIGH). For normal operation, PE should only change states when both Clock inputs are LOW. However, changing PE from LOW to HIGH while \overline{CP}_2 is HIGH, or changing PE from HIGH to LOW while \overline{CP}_1 is HIGH and \overline{CP}_2 is LOW will not cause any changes on the register outputs.

OPERATING			OUTPUTS						
MODE	PE	\widetilde{CP}_1	CP ₂	Ds	Pn	Qo	Q1	Q ₂	Q ₃
Shift	L L	l l	X X	l h	X X	L H	q o q o	q1 q1	q2 q2
Parallel Load	н	Х	l	х	pn	p o	p1	p ₂	p ₃
Mode Change				X X X X X X X X X	× × × × × × × × × × ×	No No Unc No Unc	leteri Char	nge nge mine mine nge mine	d

MODE SELECT TABLE

I = LOW Voltage Level one set-up time prior to the HIGH-to-LOW clock transition. h = HIGH Voltage Level one set-up time prior to the HIGH-to-LOW clock transition. p_n = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

LOGIC DIAGRAM



SYMBOL	PARAMETER		54/74		74LS	UNITS	CONDITIONS	
lcc	Power Supply Current	Min	Max 63	Min	Max 21	mA	V _{CC} = Max	
				L				
	C CHARACTERISTICS: V _{CC} = +5.0 V, T _A		· · · · · · · · · · · · · · · · · · ·			waveforms a	ind load configurations)	
SYMBOL	PARAMETER	CL =	C _L = 15 pF R _L = 400 Ω		74LS 15 pF	UNITS	CONDITONS	
		Min	Max	Min	Max			
fmax	Maximum Shift Frequency		25 30			MHz	Figs. 3-1, 3-9	
tplh tphl			27 32		27 27	ns	Figs. 3-1, 3-9	
SYMBOL	PARAMETER	Min	Мах		Мах	UNITS	CONDITIONS	
	TING REQUIREMENTS: V _{CC} =	+5.0 V, T,	A = +2	5° C				
			Max	Min 20	Max			
ts(H) ts(L)	Setup Time HIGH or LOW Ds or P_n to \overline{CP}_n	15 15		20		ns	Fig. 3-7	
t _h (H) t _h (L)	Hold Time HIGH or LOW Ds or P_n to \overline{CP}_n	0 0		10 10		ns	Fig. 3-7	
t _w (H)	CPn Pulse Width HIGH	20		20		ns	Fig. 3-9	
t _{en} (L)	Enable Time LOW PE to CP1	15		25		ns	Fig. a	
t _{inh} (H)	Inhibit Time HIGH PE to CP1	5.0		20		ns	Fig. a	
t _{en} (H)	Enable Time HIGH PE to CP ₂	15	15			ns	Fig. a	
t _{inh} (L)	Inhibit Time LOW PE to CP ₂	5.0		20		ns	Fig. a	
					.(H)			