Signetics

74199 Shift Register

8-Bit Parallel-Access Shift Register Product Specification

Logic Products

FEATURES

- Buffered clock and control inputs
- Shift right and parallel load capability
- Fully synchronous data transfers
- J-K (D) inputs to first stage
- Clock enable for hold (do nothing) mode
- Asynchronous Master Reset DESCRIPTION

The functional characteristics of the '199 8-Bit Parallel-Access Shift Register are indicated in the Logic Diagram and Function Table. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

TYPE	TYPICAL fMAX	TYPICAL SUPPLY CURRENT		
74199	35MHz	90mA		

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; T _A = 0°C to +70°C
Plastic DIP	N74199N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
All	Inputs	1ul
Q ₀ - Q ₇	Parailel outputs	10ul

NOTE:

A 74 unit load (ul) is understood to be $40 \mu A \ I_{IH}$ AND -1.6mA $I_{IL}.$

PIN CONFIGURATION



LOGIC SYMBOL







Shift Register

74199

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

OPERATING		INPUTS				OUTPUTS						
MODE	MR	СР	ĈE	PE	J	ĸ	Dn	Q ₀	Q1		Q 6	Q7
Reset (clear)	L	х	x	х	X	X	X	L	L		L	L
Shift, set first stage	н	¢	1	h	h	h	x	н	q 0		q 5	q ₆
Shift, reset first stage	н	Î	1	h	1	1	x	L	q ₀		q ₅	96
Shift, toggle first stage	н	î	1	h	h	1	x	q _o	q ₀		q ₅	q ₆
Shift, retain first stage	н	t	1	h	I	h	x	q ₀	q 0		q 5	Q ₆
Parallel load	н	Î	1	I	х	x	d _n	do	d1		d ₆	d ₇
Hold (do nothing)	н	1	h ^(a)	х	x	х	x	q ₀	q ₁			q ₇

H = HIGH voltage level steady state.

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

X = Don't care

 $d_n(q_n) =$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH clock transition.

 \uparrow = LOW-to-HIGH clock transition.

NOTE:

a. The LOW-to-HIGH transition of CE should only occur while CP is HIGH for conventional operation.

The '199 operates in two primary modes; shift right ($Q_0 \rightarrow Q_1$) and parallel load, which are controlled by the state of the Parallel Enable (PE) input. Serial data enters the first flip-flop (Q_0) via the J and \overline{K} inputs when the \overline{PE} input is HIGH, and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow Q_3$ following each LOW-to-HIGH clock transition. The J and K inputs provide the flexibility of the J-K type input for special applications and, by tying the two pins together, the simple D-type input for general applications. The device appears as eight common clocked D flip-flops when the PE input is LOW. After the LOW-to-HIGH clock transition, data on the parallel inputs (D0 - D7) is transferred to the respective Q0-Q7 outputs.

All parallel and serial data transfers are synchronous, occuring after each LOW-to-HIGH clock transition. The '199 utilizes edge-triggering, therefore, there is no restriction on the activity of the J, \vec{K} , D_n , and \vec{PE} inputs for logic operation, other than the set-up and release time requirements.

The clock input is a gated OR structure which allows one input to be used as an active-LOW Clock Enable (\overline{CE}) input. The pin assignment for the CP and \overline{CE} inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of \overline{CE} input should only take place while the CP is HIGH for conventional operation.

A LOW on the Master Reset ($\overline{\text{MR}}$) input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.

74199

Shift Register



TYPICAL CLEAR, LOAD, RIGHT-SHIFT, LEFT-SHIFT, INHIBIT AND CLEAR SEQUENCES

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	V
IIN	Input current	-30 to +5	mA
Vout	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
Τ_	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

_						
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
VIH	HIGH-level input voltage	2.0	T		V	
ViL	LOW-level input voltage			+ 0.8	V	
lik	Input clamp current			- 12	mA	
он	HIGH-level output current			-800	V	
IOL	LOW-level output current			16	mA	
TA	Operating free-air temperature	0		70	°C	

Shift Register

74199

	PARAMETER	TEST CONDITIONS ¹	74199			
		TEST CONDITIONS	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OH} = MAX$	2.4	3.4		v
V _{OL}	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX,$ $I_{OL} = MAX$		0.2	0.4	v
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$	_		-1.5	v
h	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5V			1.0	mA
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_I = 2.4V$			40	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$	-	1	-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX	-18		-57	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX		90	127	mA

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. Ios is tested with V_{OUT} = + 0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

4. Measure I_{CC} with K, J and D inputs at 4.5V, momentary ground clock, then apply 4.5V, ground CE, MR and PE.

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CC} = 5.0V$

				74	
PARAMETER		TEST CONDITIONS	C _L = 15pF,	UNIT	
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		26 30	ns
t _{PHL}	Propagation delay MR to output	Waveform 2		35	ns

Per industry convention, f_{MAX} is the worst case of the maximum device operating frequency with no constraints on t_f , t_f , pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25^{\circ}C$, $V_{CC} = 5.0V$

	PARAMETER	TEOT CONDITIONS	7			
	FADAMETED	TEST CONDITIONS	Min	Max		
t _W	Clock pulse width	Waveform 1	20	-	ns	
tw	MR pulse width	Waveform 2	20		ns	
t _s	Set-up time, J, \overline{K} and data to clock	Waveform 3	20		ns	
t _h	Hold time, J, K and data to clock	Waveform 3	0		ns	
ts	Set-up time, CE to clock	Waveform 3	30	_	ns	
t _h	Hold time, CE to clock	Waveform 3	0		ns	
ts	Set-up time, PE to clock	Waveform 3	30		ns	
t _h	Hold time, PE to clock	Waveform 3	0		ns	
t _{rec}	Recovery time, MR to clock	Waveform 2	30		ns	

Shift Register

74199

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS

