

### **DATA SHEET**


**APRIL 2016** 

#### **GENERAL DESCRIPTION**

The 71M6513 is a highly integrated system-on-chip SoC with an MPU core, real-time clock (RTC), flash, and LCD driver. Our Single Converter Technology® with a 21-bit delta-sigma ADC, six analog inputs, digital temperature compensation, precision voltage reference, and 32-bit computation engine (CE) supports a wide range of poly-phase metering applications with very few low-cost external components. A 32kHz crystal time base for the entire system and internal battery-backup support for RAM and RTC further reduce system cost.

Maximum design flexibility is supported with multiple UARTs,  $\rm I^2C$ , a powerfail comparator, a 5V LCD charge pump, up to 22 DIO pins, and an in-system programmable flash. The device is offered in high (0.1%) and standard (0.5%) accuracy versions for multifunction residential/commercial meter applications requiring multiple voltage/current inputs and complex LCD or DIO configurations.

A complete array of ICE and development tools, programming libraries and reference designs enable rapid development and certification of meters that meet most demanding worldwide electricity metering standards.



#### **FEATURES**

- Wh Accuracy < 0.1% Over 2,000:1 Current Range
- Exceeds IEC 62053/ANSIC 12.20
- Voltage Reference
  - < 10ppm/°C (71M6513H)
  - < 40ppm/°C (71M6513)
- Six Sensor Inputs—V<sub>DD</sub> Referenced
- Auxiliary Analog Input for Neutral Current
- Low Jitter Wh/VARh Pulse Outputs
- Pulse Count For Pulse Outputs
- Four-Quadrant Metering
- Phase Sequencing
- Line Frequency Count for RTC
- Digital Temperature Compensation
- Sag Detection
- Independent 32-Bit Compute Engine
- 40-70Hz Line Frequency Range with Same Calibration
- Phase Compensation (±7°)
- Battery Backup for RAM and RTC
- 22mW at 3.3V, 7.2µW Backup
- Flash Memory Option with Security
- 8-Bit MPU (80515)—One Clock Cycle per Instruction
- LCD Driver (≤ 168 Pixels)
- High-Speed SSI Serial Output
- RTC for Time-of-Use Functions
- Hardware Watchdog Timer
- Up to 22 General-Purpose I/O Pins
- 64KB Flash, 7KB RAM
- Two UARTs for IR and AMR
- 100-Pin LQFP Package

Single Converter Technology is a registered trademark of Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

### **Table of Contents**

FEATL	JRES	. 1
HARDWARE DI	ESCRIPTION	. 10
Hardwa	are Overview	. 10
Analog	g Front End (AFE)	. 10
	Multiplexer	. 10
	ADC	. 11
	FIR Filter	. 11
	Voltage Reference	. 11
	Temperature Sensor	. 12
	V3	. 12
	Functional Description	. 12
Compu	utation Engine (CE)	. 13
	Meter Equations	. 13
	Pulse Generator	. 14
	Real-Time Monitor	. 14
	CE Functional Overview	. 14
80515	MPU Core	. 17
	80515 Overview	. 17
	Memory Organization	. 17
	Special Function Registers (SFRs)	. 19
	Special Function Registers (Generic 80515 SFRs)	. 20
	Special Function Registers Specific to the 71M6513	. 23
	Instruction Set	. 24
	UART	. 24
	Timers and Counters	. 27
	WD Timer (Software Watchdog Timer)	. 29
	Interrupts	. 32
	External Interrupts	. 35
	Interrupt Priority Level Structure	
	Interrupt Sources and Vectors	
On-Chi	ip Resources	
	DIO Ports	



### **DATA SHEET**

	Physical Memory	42
	Oscillator	43
	Real-Time Clock (RTC)	43
	Comparators (V2, V3)	43
	LCD Drivers	44
	LCD Voltage Boost Circuitry	44
	UART (UART0) and Optical Port (UART1)	46
	Hardware Reset Mechanisms	46
	Reset Pin (RESETZ)	46
	Hardware Watchdog Timer	46
	Crystal Frequency Monitor	46
	V1 Pin	46
	Internal Clocks and Clock Dividers	47
	I2C Interface (EEPROM)	47
	Battery	49
	Internal Voltages (VBIAS, VBAT, V2P5)	49
	Test Ports	49
FUNCT	IONAL DESCRIPTION	51
	Theory of Operation	51
	System Timing Summary	52
	Data Flow	54
	CE/MPU Communication	54
	Fault, Reset, Power-Up	55
	Battery Operation	56
	Power Save Modes	56
	Chopping Circuitry	57
	Internal/External Pulse Generation and Pulse Counting	59
	Program Security	60
FIRMW	ARE INTERFACE	61
	I/O RAM MAP – In Numerical Order	61
	SFR MAP (SFRs Specific to Teridian 80515) – In Numerical Order	62
	I/O RAM (Configuration RAM) – Alphabetical Order	63
	CE Program and Environment	69
	CE Program	69
	Formats	69



### **DATA SHEET**

	Constants	69
	Environment	69
	CE Calculations	70
	CE RAM Locations	70
	CE Front End Data (Raw Data)	71
	CE Status Word	71
	CE Transfer Variables	72
TYPICAL PI	ERFORMANCE DATA	79
Wh	Accuracy at Room Temperature	79
VA	Rh Accuracy at Room Temperature	79
На	rmonic Performance	80
APPLICATION	ON INFORMATION	81
Co	nnection of Sensors (CT, Resistive Shunt, Rogowski Coil)	81
Dis	stinction between 71M6513 and 71M6513H Parts	81
Tei	mperature Compensation and Mains Frequency Stabilization for the RTC	82
Ext	ternal Temperature Compensation	84
Tei	mperature Measurement	84
Cry	ystal Oscillator	86
Co	nnecting LCDs	86
Co	nnecting I2C EEPROMs	87
Co	nnecting 5V Devices	88
Ор	tical Interface	89
Co	nnecting V1 and Reset Pins	89
Co	nnecting the V3 Pin	90
Co	nnecting a Battery	90
Fla	sh Programming	91
MF	PU Firmware Library	91
SPECIFICA	TIONS	92
Ele	ectrical Specifications	92
	LOGIC LEVELS	93
	VREF, VBIAS	95
	CRYSTAL OSCILLATOR	95
	LCD BOOST	97
	LCD DRIVERS	97
	RTC	97



### **DATA SHEET**

R	RESETZ	97
C	COMPARATORS	98
R	RAM AND FLASH MEMORY	98
F	FLASH MEMORY TIMING	98
E	EEPROM INTERFACE	98
Recomme	ended External Components	99
Packaging	g Information	100
P	Pinout (Top View)	101
Р	Pin Descriptions	102
1/	/O Equivalent Circuits:	104
ODDEDIN	AC INFORMATION	105



### **DATA SHEET**

**APRIL 2016** 

### **Figures**

Figure 1: IC Functional Block Diagram	9
Figure 2: General Topology of a Chopped Amplifier	
Figure 3: AFE Block Diagram	12
Figure 4: Samples in Multiplexer Cycle	15
Figure 5: Accumulation Interval	15
Figure 6: Memory Map	17
Figure 7: Interrupt Structure	39
Figure 8: DIO Ports Block Diagram	40
Figure 9: Oscillator Circuit	
Figure 10: LCD Voltage Boost Circuitry	45
Figure 11: Voltage Range for V1	
Figure 12: Voltage. Current, Momentary and Accumulated Energy	5′
Figure 13: Timing Relationship between ADC MUX, CE, and Serial Transfers	52
Figure 14: RTM Output Format	53
Figure 15: SSI Timing, (SSI_FPOL = SSI_RDYPOL = 0)	
Figure 16: SSI Timing, 16-bit Field Example (External Device Delays SRDY)	53
Figure 17: MPU/CE Data Flow	
Figure 18: MPU/CE Communication (Functional)	
Figure 19: MPU/CE Communication (Processing Sequence)	55
Figure 20: Timing Diagram for Voltages, Current and Operation Modes after Power-Up	
Figure 21: Chop Polarity w/ Automatic Chopping	58
Figure 22: Sequence with Alternate Multiplexer Cycles	
Figure 23: Sequence with Alternate Multiplexer Cycles and Controlled Chopping	
Figure 24: Wh Accuracy, 0.3A - 200A/240V	
Figure 25: VARh Accuracy for 0.3A to 200A/240V Performance	
Figure 27: Meter Accuracy over Harmonics at 240V, 30A	
Figure 29: Resistive Voltage Divider (left), Current Transformer (right)	
Figure 30: Resistive Shunt (left), Rogowski Coil (right)	
Figure 31: Crystal Frequency over Temperature	
Figure 32: Crystal Compensation	
Figure 33: Error Band for VREF over Temperature (Regular-Accuracy Parts)	
Figure 34: Error Band for VREF over Temperature (High-Accuracy Parts)	
Figure 33: Connecting LCDs	
Figure 34: LCD Boost Circuit	
Figure 35: EEPROM Connection	
Figure 36: Interfacing RX to a 0-5V Signal	
Figure 37: Connection for Optical Components	
Figure 38: Voltage Divider for V1	
Figure 39: External Components for RESETZ	90



### **DATA SHEET**

**APRIL 2016** 

#### **Tables**

Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles	10
Table 2: CE DRAM Locations for ADC Results	
Table 3: Standard Meter Equations (inputs shown gray are scanned but not used for calculation)	14
Table 4: Stretch Memory Cycle Width	
Table 5: Internal Data Memory Map	19
Table 6: Special Function Registers Locations	19
Table 7: Special Function Registers Reset Values	21
Table 8: PSW Register Flags	21
Table 9: PSW bit functions	22
Table 10: Port Registers	23
Table 11: Special Function Registers	24
Table 12: Baud Rate Generation	25
Table 13: UART Modes	25
Table 14: The SOCON Register	25
Table 15: The SICON register	26
Table 16: The SOCON Bit Functions	26
Table 17: The SICON Bit Functions	27
Table 18: The TMOD Register	27
Table 19: TMOD Register Bit Description	
Table 20: Timers/Counters Mode Description	
Table 21: The TCON Register	
Table 22: The TCON Register Bit Functions	
Table 23: Timer Modes	
Table 24: The PCON Register	
Table 25: The IENO Register (see also Table 32)	
Table 26: The IENO Bit Functions (see also Table 32)	
Table 27: The IEN1 Register (see also Tables 30/31)	
Table 28: The IEN1 Bit Functions (see also Tables 30/31)	
Table 29: The IPO Register (see also Table 45)	
Table 30: The IP0 bit Functions (see also Table 45)	
Table 31: The WDTREL Register	
Table 32: The WDTREL Bit Functions	
Table 33: The IENO Register	
Table 34: The IENO Bit Functions	
Table 35: The IEN1 Register	33
Table 36: The IEN1 Bit Functions	
Table 37: The IEN2 Register	
Table 38: The IEN2 Bit Functions	
Table 39: The TCON Register	
Table 40: The TCON Bit Functions	
Table 41: The IRCON Register	34
Table 42: The IRCON Bit Functions	
Table 43: External MPU Interrupts	
Table 44: Control Bits for External Interrupts	
Table 45: Priority Level Groups	
Table 46: The IPO Register:	
Table 47: The IP1 Register:	
Table 48: Priority Levels	37



# **DATA SHEET**

	APRIL 2016
Table 49: Interrupt Polling Sequence	37
Table 50: Interrupt Vectors	38
Table 51: Data Registers, Direction Registers and Internal Resources for DIO Pin Groups	40
Table 52: DIO_DIR Control Bit	41
Table 53: Selectable Controls using the DIO_DIR Bits	41
Table 54: MPU Data Memory Map	42
Table 55: Liquid Crystal Display Segment Table (Typical)	
Table 56: EECTRL Status Bits	
Table 57: TMUX[3:0] Selections	49
Table 58: SSI Pin Assignment	50
Table 59: Power Saving Measures	
Table 60: CHOP_EN Bits	57
Table 61: Frequency over Temperature	82



### **DATA SHEET**




Figure 1: IC Functional Block Diagram



### **DATA SHEET**

**APRIL 2016** 

#### HARDWARE DESCRIPTION

#### **Hardware Overview**

The 71M6513 single-chip polyphase meter integrates all primary functional blocks required to implement a solid-state electricity meter. Included on chip are an analog front end (AFE), an 8051-compatible microprocessor (MPU) which executes one instruction per clock cycle (80515), an independent 32-bit digital computation engine (CE), a voltage reference, a temperature sensor, LCD drivers, RAM, flash memory, a real time clock (RTC), and a variety of I/O pins. Various current sensor technologies are supported including Current Transformers (CT), Resistive Shunts, and Rogowski (*di/dt*) Coils.

In addition to advanced measurement functions, the real time clock function allows the 71M6513/6513H to record time of use (TOU) metering information for multi-rate applications. Measurements can be displayed on either a 3V or a 5V LCD. Flexible mapping of LCD display segments will facilitate integration with any LCD format. The design trade-off between the number of LCD segments and DIO pins can be flexibly configured using memory-mapped I/O to accommodate various requirements.

The 71M6513 includes several I/O peripheral functions that improve the functionality of the device and reduce the component count for most meter applications. The I/O peripherals include two UARTs, digital I/O, comparator inputs, LCD display drivers, I<sup>2</sup>C interface and an optical/IR interface.

One of the two internal UARTs (UART1) is adapted to support an Infrared LED with internal drive output and sense input but it can also function as a standard UART.

A block diagram of the chip is shown in Figure 1. A detailed description of various hardware blocks follows.

#### **Analog Front End (AFE)**

The AFE of the 71M6513 Power Meter IC is comprised of an input multiplexer, a delta-sigma A/D converter with a voltage reference, followed by an FIR filter. A block diagram of the AFE is shown in Figure 3.

#### Multiplexer

The input multiplexer supports eight input signals that are applied to the pins IA, VA, IB, VB, IC, VC, and V3 plus the output of the internal temperature sensor. The multiplexer can be operated in two modes:

- During a normal multiplexer cycle, the signals from the six pins IA, VA, IB, VB, IC, and VC are selected.
- During the alternate multiplexer cycle, the temperature signal (TEMP) and the additional monitor input, V3, are selected, along with the other signal sources shown in Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles.

Alternate multiplexer cycles are usually performed infrequently (every second or so). VA, VB, and VC are not replaced in the alternate multiplexer cycles. In some equations, currents must be delayed in allpass networks and therefore cannot be replaced in the alternate selection. Missing samples due to alternate multiplexer cycles are automatically interpolated by the CE.

Regular multiplexer sequence Mux State:						Alterna Mux Sta		iplexe	r seque	nce	
0	1	2	3	4	5	0	1	2	3	4	5
IA	VA	IB	VB	IC	VC	TEMP	VA	V3	VB	IC	VC

Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles

In a typical application, the IA, IB, and IC inputs are connected to current transformers that sense the current on each phase of the line voltage. VA, VB, and VC are typically connected to voltage sensors through resistor dividers.

The Multiplexer Control Circuit handles the setting of the multiplexer. The function of the Multiplexer Control Circuit is governed by the I/O RAM registers  $MUX\_ALT$  (0x2005[2]), EQU (0x2000[7:5]), and  $MUX\_DIV$  (0x2002[7:6]).  $MUX\_DIV$  controls the number of samples per cycle. It can request 2, 3, 4, or 6 multiplexer states per cycle.

Page: 10 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

The  $MUX\_ALT$  bit requests an alternate multiplexer cycle. The bit may be asserted on any MPU cycle and may be subsequently de-asserted on any cycle including the next one. A rising edge on  $MUX\_ALT$  will cause the Control Circuit to wait until the next multiplexer cycle and implement a single alternate cycle.

Multiplexer Control Circuit also controls the FIR filter initiation and the chopping of the ADC reference voltage, VREF. The Multiplexer Control Circuit is clocked by CK32, the 32768Hz clock from the PLL block, and launches each pass through the CE program.

#### **ADC**

A single 21/22-bit delta-sigma A/D converter digitizes the power inputs to the AFE. The resolution of the ADC is programmable using the I/O RAM register  $FIR\_LEN$  register (0x2005[4]). ADC resolution may be selected to be 21 bits ( $FIR\_LEN$ =0), or 22 bits ( $FIR\_LEN$ =1). Conversion time is two cycles of CK32 with  $FIR\_LEN$  = 0 and three cycles with  $FIR\_LEN$  = 1.

Accuracy, timing and functional specifications in this data sheet are based on  $FIR\_LEN = 0$  (two CK32 cycles).

Initiation of each ADC conversion is controlled by the Multiplexer Control Circuit as described previously.

#### **FIR Filter**

The finite impulse response (FIR) filter is an integral part of the ADC and it is optimized for use with the multiplexer. The purpose of the FIR is to decimate the ADC output to the desired resolution. At the end of each ADC conversion, the output data of the FIR filter (raw data) is stored into the CE DRAM location determined by the multiplexer selection. The location of the raw data in the CE DRAM is specified in the CE Program and Environment Section.

#### **Voltage Reference**

The 71M6513/6513H includes an on-chip precision bandgap voltage reference that incorporates auto-zero techniques. The reference of the 71M6513H is trimmed in production to minimize errors caused by component mismatch and drift. The result is a voltage output with a predictable temperature coefficient.

The voltage reference is chopper stabilized, i.e. the polarity can be switched by the MPU using the I/O RAM register *CHOP\_EN* (0x2002[5:4]). The two bits in the *CHOP\_EN* register enable the MPU to operate the chopper circuit in regular or inverted operation, or in "toggling" mode. When the chopper circuit is toggled in between multiplexer cycles, DC offsets on the measured signals will automatically be averaged out.

The general topology of a chopped amplifier is given in Figure 2.




Figure 2: General Topology of a Chopped Amplifier

It is assumed that an offset voltage Voff appears at the positive amplifier input. With all switches, as controlled by CROSS in the "A" position, the output voltage is:

Voutp - Voutn = G (Vinp + Voff - Vinn) = G (Vinp - Vinn) + G Voff

© 2016 Silergy Corp Page: 11 of 106



### **DATA SHEET**

**APRIL 2016** 

With all switches set to the "B" position by applying the inverted CROSS signal, the output voltage is:

$$Voutn - Voutp = G (Vinn - Vinp + Voff) = G (Vinn - Vinp) + G Voff, or$$

$$Voutp - Voutn = G (Vinp - Vinn) - G Voff$$

Thus, when CROSS is toggled, e.g. after each multiplexer cycle, the offset will alternately appear on the output as positive and negative, which results in the offset effectively being eliminated, regardless of its polarity or magnitude.

The Functional Description Section contains a chapter with a detailed description on controlling the CHOP\_EN register.

#### **Temperature Sensor**

The 71M6513/6513H includes an on-chip temperature sensor implemented as a bandgap reference. It is used to determine the die temperature The MPU may request an alternate multiplexer cycle containing the temperature sensor output by asserting MUX\_ALT.

The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system (see section titled "Temperature Compensation").

The zero reference for the temperature sensor is VBIAS.

#### **V3**

V3 is an additional analog monitor input that can be used for analog measurements, such as neutral current. It is sampled when the multiplexer performs an alternate multiplexer cycle. The zero reference for the V3 input is VBIAS.

V3 is also routed into the comparator block where it is compared to VBIAS. Comparator interrupts should be disabled when the V3 input is used for analog measurements.

#### **Functional Description**

The AFE functions as a data acquisition system, controlled by the MPU. The main signals (IA, VA, IB, VB, IC, VC) are sampled and the ADC counts obtained are stored in CE RAM where they can be accessed by the CE and, if necessary, by the MPU. Alternate multiplexer cycles are initiated less frequently by the MPU to gather access to the slow signals, temperature and V3.




Figure 3: AFE Block Diagram

Page: 12 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

#### **Computation Engine (CE)**

The CE, a dedicated 32-bit RISC processor, performs the precision computations necessary to accurately measure energy. The CE calculations and processes include:

- Multiplication of each current sample with its associated voltage sample to obtain the energy per sample (when
  multiplied with the constant sample time).
- Frequency-insensitive delay cancellation on all six channels (to compensate for the delay between samples caused by the multiplexing scheme).
- 90° phase shifter (for VAR calculations).
- Pulse generation.
- Monitoring of the input signal frequency (for frequency and phase information).
- Monitoring of the input signal amplitude (for sag detection).
- Scaling of the processed samples based on chip temperature (temperature compensation) and calibration coefficients.

The CE program RAM (CE PRAM) is loaded at boot time by the MPU and then executed by the CE. Each CE instruction word is 2 bytes long. The CE program counter begins a pass through the CE code each time multiplexer state 0 begins. The code pass ends when a HALT instruction is executed. For proper operation, the code pass must be completed before the multiplexer cycle ends (see System Timing Summary in the Functional Description Section).

The CE data RAM (CE DRAM) can be accessed by the FIR filter block, the RTM circuit, the CE, and the MPU. Assigned time slots are reserved for FIR, RTM, and MPU, respectively, such that memory accesses to CE\_RAM do not collide. Holding registers are used to convert 8-bit wide MPU data to/from 32-bit wide CE DRAM data, and wait states are inserted as needed, depending on the frequency of CKMPU.

Table 2 shows the CE DRAM addresses allocated to analog inputs from the AFE.

Address	Name	Zero Reference	Description
0x00	IA	V3P3	Phase A current
0x01	VA	V3P3	Phase A voltage
0x02	IB	V3P3	Phase B current
0x03	VB	V3P3	Phase B voltage
0x04	IC	V3P3	Phase C current
0x05	VC	V3P3	Phase C voltage
0x06	TEMP	VBIAS	Temperature
0x07	V3	VBIAS	V3 monitor

**Table 2: CE DRAM Locations for ADC Results** 

#### **Meter Equations**

The Compute Engine (CE) program for industrial meter configurations implements the equations in Table 3. The I/O RAM register EQU specifies the equation to be used based on the number and arrangement of phases used for metering. In case of single and two-phase metering, the unconnected inputs should be tied to V3P3A, the analog supply voltage. The EQU selection enables the 71M6513 to calculate polyphase power measurement based on the type of service used. Table 3 also states the sequence of the multiplexer in the AFE.

© 2016 Silergy Corp Page: 13 of 106



#### DATA SHEET

**APRIL 2016** 

EQU	Watt & VAR Formula	Inputs used from MUX sequence Mux State:				Inputs u sequen Mux Sta	се	rom a	lternat	te MUX	(		
		0	1	2	3	4	5	0	1	2	3	4	5
0	VA IA (1 element, 2W 1ø)	IA	VA	IB	VB	IC	VC	TEMP	VA	V3	VC	IC	VC
1	VA(IA-IB)/2 (1 element, 3W 1ø)	IA	VA	IB	VB	C	VC	TEMP	VA	IB	V3	VC	VC
2	VA IA + VB IB (2 element, 3W 3 øDelta)	IA	VA	IB	VB	IC	VC	TEMP	VA	V3	VB	VC	VC
3	VA (IA - IB)/2 + VC IC (2 element, 4W 3ø Delta)	IA	VA	IB	VB	IC	VC	TEMP	VA	IB	V3	IC	VC
4	VA(IA-IB)/2 + VB(IC-IB)/2 (2 element, 4W 3ø Wye)	IA	VA	IB	VB	IC	VC	TEMP	VA	IB	V3	IC	VC
5	VA IA + VB IB + VC IC (3 element, 4W 3ø Wye)	IA	VA	IB	VB	IC	VC	TEMP	VA	V3	VB	IC	VC

Table 3: Standard Meter Equations (inputs shown gray are scanned but not used for calculation)

#### **Pulse Generator**

The CE contains two pulse generators which create low jitter pulses at a rate set by the CE DRAM registers APULSEW\*WRATE and APULSER\*WRATE if  $EXT\_PULSE$  (a CE input variable in CE DRAM) is 15. This mode puts the MPU in control of pulse generation by placing values into the APULSEW and APULSEW registers ("external pulse generation").

If *EXT\_PULSE* is 0, *APULSEW* is replaced with *WSUM\_X* and *APULSER* is replaced with *VARSUM\_X*. In this mode, the CE generates pulse based on its internal computation of *WSUM\_X* and *VARSUM\_X*, the signed sums of energy from all three elements ("internal pulse generation").

The DIO\_PV and DIO\_PW bits as described in the Digital I/O section can be programmed to route WPULSE and VARPULSE to the output pins DIO6 and DIO7 respectively. DIO6 and DIO7 can be configured to generate interrupts, which can be useful for pulse counting by the MPU (see On-Chip Resources, DIO Ports section).

#### **Real-Time Monitor**

The CE contains a Real Time Monitor (RTM), which can be programmed to monitor four selectable CE RAM locations at full sample rate. The four monitored locations are serially output to the TMUXOUT pin via the digital output multiplexer at the beginning of each CE code pass (see the Test Ports Section for details)

#### **CE Functional Overview**

The ADC processes one sample per channel per multiplexer cycle. Figure 4 shows the timing of the six samples taken during one multiplexer cycle.

The number of samples processed during one accumulation cycle is controlled by the I/O RAM registers *PRE\_SAMPS* (0x2001[7:6]) and *SUM\_CYCLES* (0x2001[5:0]). The integration time for each energy output is

PRE\_SAMPS \* SUM\_CYCLES / 2520.6, where 2520.6 is the sample rate [Hz]

For example,  $PRE\_SAMPS = 42$  and  $SUM\_CYCLES = 50$  will establish 2100 samples per accumulation cycle.  $PRE\_SAMPS = 100$  and  $SUM\_CYCLES = 21$  will result in the exact same accumulation cycle of 2100 samples or 833ms. After an accumulation cycle is completed, the XFER\_BUSY interrupt signals to the MPU that accumulated data are available.

Page: 14 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 




Figure 4: Samples in Multiplexer Cycle

The end of each multiplexer cycle is signaled to the MPU by the CE\_BUSY interrupt. At the end of each multiplexer cycle, status information, such as sag data and the digitized input signal, is available to the MPU.




Figure 5: Accumulation Interval

Figure 5 shows the accumulation interval resulting from *PRE\_SAMPS* = 42 and *SUM\_CYCLES* = 50, consisting of 2100 samples of 397µs each (only one phase is shown) followed by the XFER\_BUSY interrupt. The sampling in this example is applied to a 50Hz signal.

There is no correlation between the line signal frequency and the choice of *PRE\_SAMPS* or *SUM\_CYCLES* (even though when *SUM\_CYCLES* = 42 one set of *SUM\_CYCLES* happens to sample a period of 16.6ms). Furthermore, sampling does not have to start when the line voltage crosses the zero line.

#### **Delay Compensation**

When measuring the energy of a phase (i.e., Wh and VARh) in a service, the voltage and current for that phase must be sampled at the same instant. Otherwise, the phase difference,  $\Phi$ , introduces errors.



### **DATA SHEET**

**APRIL 2016** 

$$\phi = \frac{t_{delay}}{T} \cdot 360^{\circ} = t_{delay} \cdot f \cdot 360^{\circ}$$

Where f is the frequency of the input signal and  $t_{delay}$  is the sampling delay between voltage and current.

In traditional meter ICs, sampling is accomplished by using two A/D converters per phase (one for voltage and the other one for current) controlled to sample simultaneously. Our Single-Converter Technology, however, exploits the 32-bit signal processing capability of its CE to implement "constant delay" all-pass filters. These all-pass filters correct for the conversion time difference between the voltage and the corresponding current samples that are obtained with a single multiplexed A/D converter.

The "constant delay" all-pass filters provide a broad-band delay  $\beta$  that is precisely matched to the difference in sample time between the voltage and the current of a given phase. This digital filter does not affect the amplitude of the signal, but provides a precisely controlled phase response. The delay compensation implemented in the CE aligns the voltage samples with their corresponding current samples by routing the voltage samples through the all-pass filter, thus delaying the voltage samples by  $\beta$ , resulting in the residual phase error  $\beta - \Phi$ . The residual phase error is negligible, and is typically less than  $\pm 1.5$  milli-degrees at 100Hz, thus it does not contribute to errors in the energy measurements.

Page: 16 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

#### 80515 MPU Core

#### 80515 Overview

The 71M6513/6513H includes an 80515 MPU (8-bit, 8051-compatible) that processes most instructions in one clock cycle. Using a 5MHz clock results in a processing throughput of 5 MIPS. The 80515 architecture eliminates redundant bus states and implements parallel execution of fetch and execution phases. Normally a machine cycle is aligned with a memory fetch, therefore, most of the 1-byte instructions are performed in a single cycle. This leads to an 8x performance (in average) improvement (in terms of MIPS) over the Intel 8051 device running at the same clock frequency.

Actual processor clocking speed can be adjusted to the total processing demand of the application (metering calculations, AMR management, memory management, LCD driver management and I/O management) using the I/O RAM register MPU\_DIV[2:0].

Typical measurement and metering functions based on the results provided by the internal 32-bit compute engine (CE) are available for the MPU as part of Teridian's standard library. A standard ANSI "C" 80515-application programming interface library is available to help reduce design cycle.

#### **Memory Organization**

The 80515 MPU core incorporates the Harvard architecture with separate code and data spaces.

Memory organization in the 80515 is similar to that of the industry standard 8051. There are three memory areas: Program memory (flash), external data memory (XRAM), physically consisting of XRAM, CE DRAM, CE PRAM and I/O RAM, and internal data memory (Internal RAM). Figure 6 shows the memory map (see also Table 54).

**Internal and External Data Memory:** Both internal and external data memory are physically located on the 71M6513 IC. External data memory is only external to the 80515 MPU core.

0xFFFF  0x0000	Flash memory		
Program memory			

0xFFFF				
0x4000				
0x3FFF	CE PRAM			
0x3000	CEPRAIVI			
0x2FFF				
0x2100				
0x20FF	I/O RAM			
0x2000	I/O KAIVI			
0x1FFF				
0x1400				
0x13FF	CE DRAM			
0x1000	CE DRAIN			
0x0FFF				
0x0800				
0x07FF	XRAM			
0x0000	AKAIVI			
External data memory				

0xFF SFRs, RAM, 0x00 reg. banks Internal data memory

Figure 6: Memory Map

**Program Memory:** The 80515 can address up to 64KB of program memory space from 0x0000 to 0xFFFF. Program memory is read when the MPU fetches instructions or performs a MOVC operation.

After reset, the MPU starts program execution from location 0x0000. The lower part of the program memory includes reset and interrupt vectors. The interrupt vectors are spaced at 8-byte intervals, starting from 0x0003.

**External Data Memory:** While the 80515 can address up to 64KB of external data memory in the space from 0x0000 to 0xFFFF, only the memory ranges shown in Figure 6 contain physical memory. The 80515 writes into external data memory when the



### **DATA SHEET**

**APRIL 2016** 

MPU executes a MOVX @Ri,A or MOVX @DPTR,A instruction. The MPU reads external data memory by executing a MOVX A,@Ri or MOVX A,@DPTR instruction (SFR USR2 provides the upper 8 bytes for the MOVX A,@Ri instruction).

**Clock Stretching:** MOVX instructions can access fast or slow external RAM and external peripherals. The three low ordered bits of the CKCON register define the stretch memory cycles. Setting all the *CKCON* stretch bits to one allows access to very slow external RAM or external peripherals.

Table 4 shows how the signals of the External Memory Interface change when stretch values are set from 0 to 7. The widths of the signals are counted in MPU clock cycles. The post-reset state of the *CKCON* register, which is in bold in the table, performs the MOVX instructions with a stretch value equal to 1.

CI	CKCON register		Stretch Value	Read sign	nals width	s width Write signal width	
CKCON.2	CKCON.1	CKCON.0		memaddr	memrd	memaddr	memwr
0	0	0	0	1	1	2	1
0	0	1	1	2	2	3	1
0	1	0	2	3	3	4	2
0	1	1	3	4	4	5	3
1	0	0	4	5	5	6	4
1	0	1	5	6	6	7	5
1	1	0	6	7	7	8	6
1	1	1	7	8	8	9	7

**Table 4: Stretch Memory Cycle Width** 

There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type (MOVX A,@Ri), the contents of R0 or R1, in the current register bank, provide the eight lower-ordered bits of address. The eight high-ordered bits of address are specified with the USR2 SFR. This method allows the user paged access (256 pages of 256 bytes each) to the full 64KB of external data RAM. In the second type of MOVX instruction (MOVX A,@DPTR), the data pointer generates a sixteen-bit address. This form is faster and more efficient when accessing very large data arrays (up to 64 Kbytes), since no additional instructions are needed to set up the eight high ordered bits of address.

It is possible to mix the two MOVX types. This provides the user with four separate data pointers, two with direct access and two with paged access to the entire 64KB of external memory range.

**Dual Data Pointer:** The Dual Data Pointer accelerates the block moves of data. The standard DPTR is a 16-bit register that is used to address external memory or peripherals. In the 80515 core, the standard data pointer is called DPTR, the second data pointer is called DPTR1. The data pointer select bit chooses the active pointer. The data pointer select bit is located at the LSB of the DPS register (DPS.0). DPTR is selected when DPS.0 = 0 and DPTR1 is selected when DPS.0 = 1.

The user switches between pointers by toggling the LSB of the *DPS* register. All *DPTR*-related instructions use the currently selected *DPTR* for any activity.

The second data pointer may not be supported by certain compilers.

Page: 18 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

**Internal Data Memory:** The Internal data memory provides 256 bytes (0x00 to 0xFF) of data memory. The internal data memory address is always 1 byte wide and can be accessed by either direct or indirect addressing. The Special Function Registers occupy the upper 128 bytes. **This SFR area is available only by direct addressing. Indirect addressing accesses the upper 128 bytes of Internal RAM.** 

The lower 128 bytes contain working registers and bit-addressable memory. The lower 32 bytes form four banks of eight registers (R0-R7). Two bits on the program memory status word (PSW) select which bank is in use. The next 16 bytes form a block of bit-addressable memory space at bit addressees 0x00-0x7F. All of the bytes in the lower 128 bytes are accessible through direct or indirect addressing. Table 5 shows the internal data memory map.

Address	Direct addressing	Indirect addressing				
0xFF	Special Function Registers	RAM				
0x80	(SFRs)	KAIVI				
0x7F	Puto add	duna a shi a sua a				
0x30	byte-auc	dressable area				
0x2F	Pit odd	roccable area				
0x20	Bit-addressable area					
0x1F	Desister banks DO D7					
0x00	Register	banks R0R7				

**Table 5: Internal Data Memory Map** 

#### **Special Function Registers (SFRs)**

A map of the Special Function Registers is shown in Table 6.

Hex\Bin	Bit-address- able Byte-addressable									
	X000	X001	X010	X011	X100	X101	X110	X111		
F8	INTBITS								FF	
F0	В								F7	
E8	WDI								EF	
E0	A								E7	
D8	WDCON								DF	
D0	PSW								D7	
C8									CF	
C0	IRCON								C7	
B8	IEN1	IP1	SORELH	SIRELH				USR2	BF	
B0			FLSHCTL					PGADR	B7	
A8	IEN0	IP0	S0RELL						AF	
A0	P2	DIR2	DIR0						A7	
98	S0CON	S0BUF	IEN2	SICON	S1BUF	SIRELL	EEDATA	EECTRL	9F	
90	P1	DIR1	DPS		ERASE				97	
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON		8F	
80	P0	SP	DPL	DPH	DPL1	DPH1	WDTREL	PCON	87	

**Table 6: Special Function Registers Locations** 

Only a few addresses are occupied, the others are not implemented. SFRs specific to the 651X are shown in **bold** print. Any read access to unimplemented addresses will return undefined data, while any write access will have no effect. The registers at 0x80, 0x88, 0x90, etc., are bit-addressable, all others are byte-addressable.



### **DATA SHEET**

**APRIL 2016** 

#### Special Function Registers (Generic 80515 SFRs)

Table 7 shows the location of the SFRs and the value they assume at reset or power-up.

Name	Location	Reset value	Description
P0	0x80	0xFF	Port 0
SP	0x81	0x07	Stack Pointer
DPL	0x82	0x00	Data Pointer Low 0
DPH	0x83	0x00	Data Pointer High 0
DPL1	0x84	0x00	Data Pointer Low 1
DPH1	0x85	0x00	Data Pointer High 1
WDTREL	0x86	0x00	Watchdog Timer Reload register
PCON	0x87	0x00	UART Speed Control
TCON	0x88	0x00	Timer/Counter Control
TMOD	0x89	0x00	Timer Mode Control
TL0	0x8A	0x00	Timer 0, low byte
TL1	0x8B	0x00	Timer 1, high byte
TH0	0x8C	0x00	Timer 0, low byte
TH1	0x8D	0x00	Timer 1, high byte
CKCON	0x8E	0x01	Clock Control (Stretch=1)
P1	0x90	0xFF	Port 1
DPS	0x92	0x00	Data Pointer select Register
S0CON	0x98	0x00	Serial Port 0, Control Register
S0BUF	0x99	0x00	Serial Port 0, Data Buffer
IEN2	0x9A	0x00	Interrupt Enable Register 2
SICON	0x9B	0x00	Serial Port 1, Control Register
SIBUF	0x9C	0x00	Serial Port 1, Data Buffer
SIRELL	0x9D	0x00	Serial Port 1, Reload Register, low byte
P2	0xA0	0x00	Port 2
IEN0	0xA8	0x00	Interrupt Enable Register 0
IP0	0xA9	0x00	Interrupt Priority Register 0
SORELL	0xAA	0xD9	Serial Port 0, Reload Register, low byte
Р3	0xB0	0xFF	Port 3
IEN1	0xB8	0x00	Interrupt Enable Register 1
IP1	0xB9	0x00	Interrupt Priority Register 1
S0RELH	0xBA	0x03	Serial Port 0, Reload Register, high byte

Page: 20 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

Name	Location	Reset value	Description
SIRELH	0xBB	0x03	Serial Port 1, Reload Register, high byte
USR2	0xBF	0x00	User 2 Port, high address byte for MOVX@Ri
IRCON	0xC0	0x00	Interrupt Request Control Register
PSW	0xD0	0x00	Program Status Word
WDCON	0xD8	0x00	Baud Rate Control Register (only WDCON.7 bit used)
A	0xE0	0x00	Accumulator
В	0xF0	0x00	B Register

**Table 7: Special Function Registers Reset Values** 

Accumulator (ACC, A): ACC is the accumulator register. Most instructions use the accumulator to hold the operand. The mnemonics for accumulator-specific instructions refer to accumulator as "A", not ACC.

B Register: The B register is used during multiply and divide instructions. It can also be used as a scratch-pad register to hold temporary data.

#### Program Status Word (PSW):

Ν	/ISB							LSB	
	CV	AC	F0	RS1	RS	OV	-	P	1

**Table 8: PSW Register Flags** 

Page: 21 of 106



### **DATA SHEET**

**APRIL 2016** 

Bit	Symbol	Function	Function						
PSW.7	CV	Carry fl	Carry flag						
PSW.6	AC	Auxilia	y Carry flag fo	or BCD operations					
PSW.5	F0		General purpose Flag 0 available for user. <b>Not to be confused with the </b> F0 <b>flag</b> in <b>the</b> CESTATUS <b>register.</b>						
PSW.4	RS1	_	Register bank select control bits. The contents of <i>RS1</i> and <i>RS0</i> select the working register bank:						
			RS1/RS0	Bank selected	Location				
DGIV 2	DGO	-	00	Bank 0	(0x00 – 0x07)				
PSW.3	RS0		01	Bank 1	(0x08 – 0x0F)				
			10	Bank 2	(0x10 - 0x17)				
			11	Bank 3	(0x18 – 0x1F)				
PSW.2	OV	Overflo	Overflow flag						
PSW.1	-	User de	User defined flag						
PSW.0	P		Parity flag, affected by hardware to indicate odd / even number of "one" bits in the Accumulator, i.e. even parity.						

Table 9: PSW bit functions

**Stack Pointer** (SP): The stack pointer is a 1-byte register initialized to 0x07 after reset. This register is incremented before PUSH and CALL instructions, causing the stack to begin at location 0x08.

**Data Pointer:** The data pointer (*DPTR*) is 2 bytes wide. The lower part is *DPL*, and the highest is *DPH*. It can be loaded as a 2-byte register (MOV *DPTR*,#data16) or as two registers (e.g. MOV *DPL*,#data8). It is generally used to access external code or data space (e.g. MOVC A,@A+DPTR or MOVX A,@DPTR respectively).

**Program Counter:** The program counter (*PC*) is 2 bytes wide initialized to 0x0000 after reset. This register is incremented during the fetching operation code or when operating on data from program memory.

Page: 22 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

**Port Registers:** The I/O ports are controlled by Special Function Registers *P0*, *P1*, and *P2*. The contents of the SFR can be observed on corresponding pins on the chip. Writing a '1' to any of the ports (see Table 10) causes the corresponding pin to be at high level (V3P3), and writing a '0' causes the corresponding pin to be held at low level (GND). The data direction registers *DIR0*, *DIR1*, and *DIR2* define individual pins as input or output pins (see section On-Chip Resources, DIO Ports for details).

Register	SFR Address	R/W	Description
P0	0x80	R/W	Register for port 0 read and write operations (pins DIO0DIO7)
DIR0	0xA2	R/W	Data direction register for port 0. Setting a bit to 1 means that the corresponding pin is an output.
P1	0x90	R/W	Register for port 1 read and write operations (pins DIO8DIO15)
DIR1	0x91	R/W	Data direction register for port 1.
P2	0xA0	R/W	Register for port 2 read and write operations (pins DIO16DIO21)
DIR2	0xA1	R/W	Data direction register for port 2.

#### **Table 10: Port Registers**

All four ports on the chip are bi-directional. Each of them consists of a Latch (SFR 'P0' to 'P3'), an output driver, and an input buffer, therefore the MPU can output or read data through any of these ports. Even if a DIO pin is configured as an output, the state of the pin can still be read by the MPU, for example when counting pulses issued via DIO pins that are under CE control.

#### Special Function Registers Specific to the 71M6513

Table 11 shows the location and description of the 71M6513-specific SFRs.

Register	Alternative Name	SFR Address	R/W	Description
ERASE	FLSH_ERASE	0x94	W	This register is used to initiate either the Flash Mass Erase cycle or the Flash Page Erase cycle. Specific patterns are expected for <i>FLSH_ERASE</i> in order to initiate the appropriate Erase cycle (default = 0x00).
				0x55 – Initiate Flash Page Erase cycle. Must be proceeded by a write to FLSH_PGADR @ SFR 0xB7.
				0xAA – Initiate Flash Mass Erase cycle. Must be proceeded by a write to <i>FLSH_MEEN</i> @ SFR 0xB2 and the debug port must be enabled.
				Any other pattern written to FLSH_ERASE will have no effect.
PGADDR	FLSH_PGADR	0xB7	R/W	Flash Page Erase Address register containing the flash memory page address (page 0 thru 127) that will be erased during the Page Erase cycle (default = 0x00).
				Must be re-written for each new Page Erase cycle.
EEDATA		0x9E	R/W	I2C EEPROM interface data register
EECTRL		0x9F	R/W	I2C EEPROM interface control register. If the MPU wishes to write a byte of data to EEPROM, it places the data in <i>EEDATA</i> and then writes the 'Transmit' code to <i>EECTRL</i> . The write to <i>EECTRL</i> initiates the transmit sequence. See the section I2C Interface (EEPROM) for a description of the command and status bits available for <i>EECTRL</i> .
		0xB2	R/W	Bit 0 (FLSH_PWE): Program Write Enable:  0 – MOVX commands refer to XRAM Space, normal operation (default).  1 – MOVX @DPTR,A moves A to Program Space (flash) @ DPTR.

© 2016 Silergy Corp Page: 23 of 106



### **DATA SHEET**

**APRIL 2016** 

Register	Alternative Name	SFR Address	R/W	Description
				This bit is automatically reset after each byte written to flash. Writes
				to this bit are inhibited when interrupts are enabled.
			W	Bit 1 (FLSH_MEEN): Mass Erase Enable: 0 – Mass Erase disabled (default).
			VV	1 – Mass Erase disabled (default).
				Must be re-written for each new Mass Erase cycle.
				Bit 6 (SECURE):
			R/W	Enables security provisions that prevent external reading of flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored.
				Bit 7 (PREBOOT):
			R	Indicates that the preboot sequence is active.
WDI		0xE8		Only byte operations on the whole WDI register should be used when writing. The byte must have all bits set except the bits that are
			R/W	to be cleared. The multi-purpose register WDI contains the following bits:
				Bit 0 (IE_XFER): XFER Interrupt Flag:
			R/W	This flag monitors the XFER_BUSY interrupt. It is set by hardware and must be cleared by the interrupt handler
			W	Bit 1 (IE_RTC): RTC Interrupt Flag: This flag monitors the RTC_1SEC interrupt. It is set by hardware and
			VV	must be cleared by the interrupt handler
				Bit 7 (WD_RST): WD Timer Reset:
				The WDT is reset when a 1 is written to this bit.
INTBITS	INT0INT6	0xF8	R	Interrupt inputs. The MPU may read these bits to see the input to
				external interrupts INT0, INT1, up to INT6. These bits do not have
				any memory and are primarily intended for debug use

**Table 11: Special Function Registers** 

#### **Instruction Set**

All instructions of the generic 8051 microcontroller are supported. A complete list of the instruction set and of the associated opcodes is contained in the 651X Software User's Guide (SUG).

#### **UART**

The 71M6513 includes a UART (UART0) that can be programmed to communicate with a variety of AMR modules. A second UART (UART1) is connected to the optical port, as described in the optical port description.

The UART is a dedicated 2-wire serial interface, which can communicate with an external host processor at up to 38,400 bits/s ((with MPU clock = 1.2288MHz). The operation of each pin is as follows:

**RX**: Serial input data are applied at this pin. Conforming to RS-232 standard, the bytes are input LSB first. The voltage applied at RX must not exceed 3.6V.

**TX**: This pin is used to output the serial data. The bytes are output LSB first.

The 71M6513 has several UART-related registers for the control and buffering of serial data.. A single SFR register serves as both the transmit buffer and receive buffer (\$SOBUF\$, SFR 0x99 for UART0 and \$SIBUF\$, SFR 0x9C for UART1). When written by the MPU, \$SxBUF\$ acts as the transmit buffer, and when read by the MPU, it acts as the receive buffer. Writing data to the transmit buffer starts the transmission by the associated UART. Received data are available by reading from the receive buffer. Both UARTs can simultaneously transmit and receive data.

Page: 24 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

WDCON[7] selects whether timer 1 or the internal baud rate generator is used. All UART transfers are programmable for parity enable, parity, 2 stop bits/1 stop bit and XON/XOFF options for variable communication baud rates from 300 to 38400 bps. Table 12 shows how the baud rates are calculated. Table 13 shows the selectable UART operation modes.

	Using Timer 1	Using Internal Baud Rate Generator		
Serial Interface 0	2 <sup>smod</sup> * fcкмрu/ (384 * (256- <i>TH1</i> ))	2 <sup>smod *</sup> fcкмрu/(64 * (2 <sup>10</sup> -SOREL))		
Serial Interface 1	N/A	fckmpu/(32 * (2 <sup>10</sup> -SIREL))		

**Note:** SOREL and SIREL are 10-bit values derived by combining bits from the respective timer reload registers. SMOD is the SMOD bit in the SFR PCON. TH1 is the high byte of timer 1.

**Table 12: Baud Rate Generation** 

	UART 0	UART 1
Mode 0	N/A	Start bit, 8 data bits, parity, stop bit, variable baud rate (internal baud rate generator)
Mode 1	Start bit, 8 data bits, stop bit, variable baud rate (internal baud rate generator or timer 1)	Start bit, 8 data bits, stop bit, variable baud rate (internal baud rate generator)
Mode 2	Start bit, 8 data bits, parity, stop bit, fixed baud rate 1/32 or 1/64 of fckmpu	N/A
Mode 3	Start bit, 8 data bits, parity, stop bit, variable baud rate (internal baud rate generator or timer 1)	N/A

**Table 13: UART Modes** 

Note: Parity of serial data is available through the P flag of the accumulator. Seven-bit serial modes with parity, such as those used by the FLAG protocol, can be simulated by setting and reading bit 7 of 8-bit output data. Seven-bit serial modes without parity can be simulated by setting bit 7 to a constant 1. 8-bit serial modes with parity can be simulated by setting and reading the 9<sup>th</sup> bit, using the control bits *TB80* (*S0CON*.3) and *TB81* (*S1CON*.3) in the *S0CON* and *S1CON* SFRs for transmit and *RB81* (*S1CON*.2) for receive operations. *SM20* (*S0CON*.5) and *SM21* (*S1CON*.5) can be used as handshake signals for inter-processor communication in multi-processor systems.

#### Serial Interface 0 Control Register (S0CON).

The function of the UART0 depends on the setting of the Serial Port Control Register SOCON.




Table 14: The SOCON Register

© 2016 Silergy Corp Page: 25 of 106



### **DATA SHEET**

**APRIL 2016** 

#### Serial Interface 1 Control Register (S1CON).

The function of the serial port depends on the setting of the Serial Port Control Register S1CON.



Table 15: The S1CON register

Bit	Symbol	Function				
SOCON.7	SM0	These two bits	set the UART0 m	ode:		
		Mode	Description	SM0	SM1	
		0	N/A	0	0	
SOCON.6	SM1	1	8-bit UART	0	1	
500011.0	SWII	2	9-bit UART	1	0	
		3	9-bit UART	1	1	
SOCON.5	SM20	Enables the int	er-processor com	munication fea	ture.	
SOCON.4	REN0	If set, enables	serial reception. C	leared by soft	ware to disable	reception.
SOCON.3	TB80		itted data bit in Mong on the function etc.)			•
SOCON.2	RB80		d 3 it is the 9 <sup>th</sup> data p bit. In Mode 0 th			
SOCON.1	TIO		upt flag, set by ha		empletion of a s	serial
SOCON.0	RIO		ipt flag, set by har t be cleared by so		mpletion of a s	erial

Table 16: The SOCON Bit Functions

Page: 26 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

Bit	Symbol	Function				
S1CON.7	SM	Sets the ba	aud rate for U	JART1		
		SM	Mode	Description	Baud Rate	
		0	Α	9-bit UART	variable	
		1	В	8-bit UART	variable	
S1CON.5	SM21	Enables th	e inter-proce	ssor communication	n feature.	
S1CON.4	REN1	If set, enab	oles serial red	ception. Cleared by	software to disable	reception.
SICON.3	TB81		on the functi		or cleared by the M ty check, multiproce	,
S1CON.2	RB81			he 9 <sup>th</sup> data bit recei <sup>th</sup> st be cleared by sof	ved. In Mode B, if Siftware	<i>M21</i> is 0,
SICON.1	TII			set by hardware afto ed by software.	er completion of a se	erial
S1CON.0	RII			set by hardware afte red by software	er completion of a se	erial

Table 17: The S1CON Bit Functions

#### **Timers and Counters**

The 80515 has two 16-bit timer/counter registers: Timer 0 and Timer 1. These registers can be configured for counter or timer operations.

In timer mode, the register is incremented every machine cycle meaning that it counts up after every 12 periods of the MPU clock signal.

In counter mode, the register is incremented when the falling edge is observed at the corresponding input signal T0 or T1 (T0 and T1 are the timer gating inputs derived from certain DIO pins, see the DIO Ports chapter). Since it takes 2 machine cycles to recognize a 1-to-0 event, the maximum input count rate is 1/2 of the oscillator frequency. There are no restrictions on the duty cycle, however to ensure proper recognition of 0 or 1 state, an input should be stable for at least 1 machine cycle.

Four operating modes can be selected for Timer 0 and Timer 1. Two Special Function Registers (TMOD and TCON) are used to select the appropriate mode.

#### Timer/Counter Mode Control register (TMOD):




Table 18: The TMOD Register

Bits TR1 (TCON.6) and TR0 (TCON.4) in the TCON register (see Table 21 and Table 22) start their associated timers when set.



### **DATA SHEET**

**APRIL 2016** 

Bit	Symbol	Function
TMOD.7 TMOD.3	Gate	If set, enables external gate control (pin int0 or int1 for Counter 0 or 1, respectively). When int0 or int1 is high, and <i>TRX</i> bit is set (see <i>TCON</i> register), a counter is incremented every falling edge on t0 or t1 input pin
TMOD.6 TMOD.2	C/T	Selects Timer or Counter operation. When set to 1, a Counter operation is performed. When cleared to 0, the corresponding register will function as a Timer.
TMOD.5 TMOD.1	MI	Selects the mode for Timer/Counter 0 or Timer/Counter 1, as shown in <i>TMOD</i> description.
TMOD.4 TMOD.0	МО	Selects the mode for Timer/Counter 0 or Timer/Counter 1, as shown in <i>TMOD</i> description.

Table 19: TMOD Register Bit Description

M1	M0	Mode	Function
0	0	Mode 0	13-bit Counter/Timer with 5 lower bits in the $TL0$ or $TL1$ register and the remaining 8 bits in the $TH0$ or $TH1$ register (for Timer 0 and Timer 1, respectively). The 3 high order bits of $TL0$ and $TL1$ are held at zero.
0	1	Mode 1	16-bit Counter/Timer.
1	0	Mode2	8-bit auto-reload Counter/Timer. The reload value is kept in $TH0$ or $TH1$ , while $TL0$ or $TL1$ is incremented every machine cycle. When $TL(x)$ overflows, a value from $TH(x)$ is copied to $TL(x)$ .
1	1	Mode3	If Timer 1 $MI$ and $M0$ bits are set to '1', Timer 1 stops. If Timer 0 $MI$ and $M0$ bits are set to '1', Timer 0 acts as two independent 8-bit Timer/Counters.

**Table 20: Timers/Counters Mode Description** 

Note: TL0 is affected by TR0 and gate control bits, and sets TF0 flag on overflow. TH0 is affected by TR1 bit, and sets TF1 flag on overflow.

#### Timer/Counter Control Register (TCON)

 MSB
 LSB

 TF1
 TR1
 TF0
 TR0
 IE1
 IT1
 IE0
 IT0

Table 21: The TCON Register

Page: 28 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

Bit	Symbol	Function
TCON.7	TF1	The Timer 1 overflow flag is set by hardware when Timer 1 overflows. This flag can be cleared by software and is automatically cleared when an interrupt is processed.
TCON.6	TR1	Timer 1 Run control bit. If cleared, Timer 1 stops.
TCON.5	TF0	Timer 0 overflow flag set by hardware when Timer 0 overflows. This flag can be cleared by software and is automatically cleared when an interrupt is processed.
TCON.4	TR0	Timer 0 Run control bit. If cleared, Timer 0 stops.
TCON.3	IE1	Interrupt 1 edge flag is set by hardware when the falling edge on external pin int1 is observed. Cleared when an interrupt is processed.
TCON.2	IT1	Interrupt 1 type control bit. Selects either the falling edge or low level on input pin to cause an interrupt.
TCON.1	IE0	Interrupt 0 edge flag is set by hardware when the falling edge on external pin int0 is observed. Cleared when an interrupt is processed.
TCON.0	IT0	Interrupt 0 type control bit. Selects either the falling edge or low level on input pin to cause interrupt.

#### Table 22: The TCON Register Bit Functions

Table 23 specifies the combinations of operation modes allowed for timer 0 and timer 1:

		Timer 1		
	Mode 0	Mode 1	Mode 2	
Timer 0 - mode 0	YES	YES	YES	
Timer 0 - mode 1	YES	YES	YES	
Timer 0 - mode 2	Not allowed	Not allowed	YES	

**Table 23: Timer Modes** 

#### Timer/Counter Mode Control Register (PCON):




Table 24: The PCON Register

The SMOD bit in the PCON register doubles the baud rate when set.

#### **WD Timer (Software Watchdog Timer)**

The software watchdog timer is a 16-bit counter that is incremented once every 24 or 384 clock cycles. After a reset, the watchdog timer is disabled and all registers are set to zero. The watchdog consists of a 16-bit counter (*WDT*), a reload register (*WDTREL*), prescalers (by 2 and by 16), and control logic. Once the watchdog is started, it cannot be stopped unless the internal reset signal becomes active.

Note: It is recommended to use the hardware watchdog timer instead of the software watchdog timer.

**WD Timer Start Procedure:** The WDT is started by setting the *SWDT* flag. When the *WDT* register enters the state 0x7CFF, an asynchronous WDTS signal will become active. The signal WDTS sets bit 6 in the IP0 register and requests a reset state. *WDTS* is cleared either by the reset signal or by changing the state of the WDT.



### **DATA SHEET**

**APRIL 2016** 

**Refreshing the WD Timer:** The watchdog timer must be refreshed regularly to prevent the reset request signal from becoming active. This requirement imposes an obligation on the programmer to issue two instructions. The first instruction sets WDT and the second instruction sets SWDT. The maximum delay allowed between setting WDT and SWDT is 12 clock cycles. If this period has expired and SWDT has not been set, SWDT is automatically reset, otherwise the watchdog timer is reloaded with the content of the SWDT register and SWDT is automatically reset. Since the SWDT requires exact timing, firmware needs to be designed with special care in order to avoid unwanted SWDT resets. Teridian strongly discourages the use of the software SWDT.

#### Special Function Registers for the WD Timer

#### Interrupt Enable 0 Register (IEN0):




Table 25: The IENO Register (see also Table 32)

Bit		Symbol	Function
IENO.	.6	WDT	Watchdog timer refresh flag. Set to initiate a refresh of the watchdog timer. Must be set directly before <i>SWDT</i> is set to prevent an unintentional refresh of the watchdog timer. <i>WDT</i> is reset by hardware 12 clock cycles after it has been set.

Table 26: The IEN0 Bit Functions (see also Table 32)

Note: The remaining bits in the IENO register are not used for watchdog control

#### Interrupt Enable 1 Register (IEN1):




Table 27: The IEN1 Register (see also Tables 30/31)

Bit	Symbol	Function
IEN1.6	SWDT	Watchdog timer start/refresh flag. Set to activate/refresh the watchdog timer. When directly set after setting <i>WDT</i> , a watchdog timer refresh is performed. Bit <i>SWDT</i> is reset by the hardware 12 clock cycles after it has been set.

Table 28: The IEN1 Bit Functions (see also Tables 30/31)

Note: The remaining bits in the IEN1 register are not used for watchdog control

Page: 30 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

#### Interrupt Priority 0 Register (IP0):




Table 29: The IPO Register (see also Table 45)

Bit	Symbol	Function
IP0.6	WDTS	Watchdog timer status flag. Set when the watchdog timer was started. Can be read by software.

Table 30: The  $IP\theta$  bit Functions (see also Table 45)

Note: The remaining bits in the IPO register are not used for watchdog control

#### Watchdog Timer Reload Register (WDTREL):



Table 31: The WDTREL Register

Bit	Symbol	Function
WDTREL.7	7	Prescaler select bit. When set, the watchdog is clocked through an additional divide-by-16 prescaler
WDTREL.6 to WDTREL.0	6-0	Seven bit reload value for the high-byte of the watchdog timer. This value is loaded to the WDT when a refresh is triggered by a consecutive setting of bits WDT and SWDT.

Table 32: The WDTREL Bit Functions

The WDTREL register can be loaded and read at any time.



### **DATA SHEET**

**APRIL 2016** 

#### Interrupts

The 80515 provides 11 interrupt sources with four priority levels. Each source has its own request flag(s) located in a special function register (*TCON*, *IRCON*, and *SCON*). Each interrupt requested by the corresponding flag can be individually enabled or disabled by the enable bits in SFRs *IENO*, *IENI*, and *IEN2*.

External interrupts are the interrupts external to the 80515 core, i.e. signals that originate in other parts of the 71M6513/6513H, for example the CE, DIO, RTC EEPROM interface, comparators.

**Interrupt Overview:** When an interrupt occurs, the MPU will vector to the predetermined address as shown in Table 50. Once interrupt service has begun, it can be interrupted only by a higher priority interrupt. The interrupt service is terminated by a return from instruction, "RETI". When a RETI instruction is performed, the processor will return to the instruction that would have been next when the interrupt occurred.

When the interrupt condition occurs, the processor will also indicate this by setting a flag bit. This bit is set regardless of whether the interrupt is enabled or disabled. Each interrupt flag is sampled once per machine cycle, then samples are polled by the hardware. If the sample indicates a pending interrupt when the interrupt is enabled, then the interrupt request flag is set. On the next instruction cycle, the interrupt will be acknowledged by hardware forcing an LCALL to the appropriate vector address, if the following conditions are met:

- No interrupt of equal or higher priority is already in progress.
- An instruction is currently being executed and is not completed.
- The instruction in progress is not RETI or any write access to the registers IENO, IEN1, IEN2, IPO or IP1.

Interrupt response will require a varying amount of time depending on the state of the MPU when the interrupt occurs. If the MPU is performing an interrupt service with equal or greater priority, the new interrupt will not be invoked. In other cases, the response time depends on the current instruction. The fastest possible response to an interrupt is 7 machine cycles. This includes one machine cycle for detecting the interrupt and six cycles to perform the LCALL.

Page: 32 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

#### **Special Function Registers for Interrupts:**

#### Interrupt Enable 0 register ( $IE\theta$ )




Table 33: The IENO Register

Bit	Symbol	Function
IEN0.7	EAL	EAL=0 – disable all interrupts
IEN0.6	WDT	Not used for interrupt control
IEN0.5	-	
IEN0.4	ES0	ES0=0 – disable serial channel 0 interrupt
IEN0.3	ET1	ETI=0 – disable timer 1 overflow interrupt
IEN0.2	EX1	EXI=0 – disable external interrupt 1
IEN0.1	ET0	ET0=0 – disable timer 0 overflow interrupt
IEN0.0	EX0	EX0=0 – disable external interrupt 0

Table 34: The IENO Bit Functions

#### Interrupt Enable 1 Register (IEN1)




Table 35: The IEN1 Register

Bit	Symbol	Function
IEN1.7	-	
IEN1.6	SWDT	Not used for interrupt control
IEN1.5	EX6	EX6=0 – disable external interrupt 6
IEN1.4	EX5	EX5=0 – disable external interrupt 5
IEN1.3	EX4	EX4=0 – disable external interrupt 4
IEN1.2	EX3	EX3=0 – disable external interrupt 3
IEN1.1	EX2	EX2=0 – disable external interrupt 2
IEN1.0	-	

Table 36: The IEN1 Bit Functions

© 2016 Silergy Corp Page: 33 of 106



### **DATA SHEET**

**APRIL 2016** 

#### Interrupt Enable 2 register (IE2)



Table 37: The IEN2 Register

Bit	Symbol	Function
IEN2.0	ES1	ESI=0 – disable serial channel 1 interrupt

Table 38: The IEN2 Bit Functions

#### Timer/Counter Control register (TCON)

MSB			LSB					
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Table 39: The TCON Register

Bit	Symbol	Function	
TCON.7	TF1	Timer 1 overflow flag	
TCON.6	TR1	Not used for interrupt control	
TCON.5	TF0	Timer 0 overflow flag	
TCON.4	TR0	ot used for interrupt control	
TCON.3	IE1	xternal interrupt 1 flag	
TCON.2	IT1	external interrupt 1 type control bit	
TCON.1	IE0	External interrupt 0 flag	
TCON.0	IT0	External interrupt 0 type control bit	

Table 40: The TCON Bit Functions

### Interrupt Request register (IRCON)

MSB	MSB						1	LSB
			EX6	IEX5	IEX4	IEX3	IEX2	

Table 41: The IRCON Register

Page: 34 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

Bit	Symbol	Function	
IRCON.7	-		
IRCON.6	-		
IRCON.5	IEX6	External interrupt 6 edge flag	
IRCON.4	IEX5	External interrupt 5 edge flag	
IRCON.3	IEX4	External interrupt 4 edge flag	
IRCON.2	IEX3	External interrupt 3 edge flag	
IRCON.1	IEX2	External interrupt 2 edge flag	
IRCON.0	-		

Table 42: The IRCON Bit Functions

Note: Only *TF0* and *TF1* (timer 0 and timer 1 overflow flag) will be automatically cleared by hardware when the service routine is called (Signals T0ACK and T1ACK – port ISR – active high when the service routine is called).

#### **External Interrupts**

The external interrupts are connected as shown in Table 43. The polarity of interrupts 2 and 3 is programmable in the MPU. Interrupts 2 and 3 should be programmed for falling sensitivity. The generic 8051 MPU literature states that interrupts 4 through 6 are defined as rising edge sensitive. Thus, the hardware signals attached to interrupts 5 and 6 are inverted to achieve the edge polarity shown in Table 43.

SFR (special function register) enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has its own flag bit that is set by the interrupt hardware and is reset automatically by the MPU interrupt handler (0 through 5). XFER\_BUSY and RTC\_1SEC, which are OR-ed together, have their own enable and flag bits in addition to the interrupt 6 enable and flag bits (see Table 44), and these interrupts must be cleared by the MPU software.

External Interrupt	Connection	Polarity	Flag Reset
0	Digital I/O High Priority	see DIO_Rx	automatic
1	Digital I/O Low Priority	see DIO_Rx	automatic
2	Comparator 2 or 3	falling	automatic
3	CE_BUSY	falling	automatic
4	Comparator 2 or 3	rising	automatic
5	EEPROM busy	falling	automatic
6	XFER_BUSY OR RTC_1SEC	falling	manual

**Table 43: External MPU Interrupts** 

Interrupt 6 is edge-sensitive. The RTC\_1SEC interrupt from the RTC and the XFER\_BUSY interrupt from the CE are combined using a logic OR function and the result is routed into interrupt 6. Therefore, both flags must be cleared at least once during initialization, and both flags must always be cleared before exiting the interrupt service routine (ISR) for interrupt 6.

Note 1: If clearing of both flags is not performed, then no edge can occur to trigger interrupt 6 later resulting in the ISR for the XFER\_BUSY ceasing to run.

Note 2: Clearing both flags reliably requires some care. Either flag can be set by hardware while interrupt 6 code is running on behalf of the other interrupt. In this situation, the unprocessed interrupt can create a lockout condition similar to the one in note 1. To prevent this lockout one must always process both interrupt flags in the same service routine.



### **DATA SHEET**

**APRIL 2016** 

Note 3: After a reset from an in-circuit emulator, the *IE\_XFER* flag may not be cleared because the CE may continue to run. The flags for the RTC 1SEC and the XFER BUSY interrupts are located in the *WDI* SFR (address 0xE8).

Enable Bit	Description
EX0	Enable external interrupt 0
EX1	Enable external interrupt 1
EX2	Enable external interrupt 2
EX3	Enable external interrupt 3
EX4	Enable external interrupt 4
EX5 Enable external interrupt 5	
EX6	Enable external interrupt 6
EX_XFER	Enable XFER_BUSY interrupt
EX_RTC Enable RTC_1SEC interrupt	

Flag Bit	Description
IE0	External interrupt 0 flag
IE1	External interrupt 1 flag
IEX2	External interrupt 2 flag
IEX3	External interrupt 3 flag
IEX4	External interrupt 4 flag
IEX5 External interrupt 5 flag	
IEX6	External interrupt 6 flag
IE_XFER	XFER_BUSY interrupt flag
IE_RTC	RTC_1SEC interrupt flag

**Table 44: Control Bits for External Interrupts** 

#### **Interrupt Priority Level Structure**

All interrupt sources are combined in groups, as shown in Table 45:

Group			
0	External interrupt 0	Serial channel 1 interrupt	
1	Timer 0 interrupt	-	External interrupt 2
2	External interrupt 1	-	External interrupt 3
3	Timer 1 interrupt	-	External interrupt 4
4	Serial channel 0 interrupt	-	External interrupt 5
5	-	-	External interrupt 6

**Table 45: Priority Level Groups** 

Each group of interrupt sources can be programmed individually to one of four priority levels by setting or clearing one bit in the special function register *IP0* and one in *IP1*. If requests of the same priority level are received simultaneously, an internal polling sequence as per Table 49 determines which request is serviced first.

IEN enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has its own flag bit that is set by the interrupt hardware and is reset automatically by the MPU interrupt handler (0 through 5). XFER\_BUSY and RTC\_1SEC, which are OR-ed together, have their own enable and flag bits in addition to the interrupt 6 enable and flag bits (see Table 44), and these interrupts must be cleared by the MPU software.

An overview of the interrupt structure is shown in Figure 7.

Page: 36 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

### Interrupt Priority 0 Register ( $IP\theta$ )




Table 46: The IP0 Register:

Note: WDTS is not used for interrupt controls

### Interrupt Priority 1 Register (IP1)




Table 47: The IP1 Register:

IP1.x	IP0.x	Priority Level
0	0	Level0 (lowest)
0	1	Level1
1	0	Level2
1	1	Level3 (highest)

**Table 48: Priority Levels** 

External interrupt 0			
Serial channel 1 interrupt			
Timer 0 interrupt			
External interrupt 2			
External interrupt 1	Polling sequence		
External interrupt 3	sed		
Timer 1 interrupt			
External interrupt 4	Ро		
Serial channel 0 interrupt			
External interrupt 5			
External interrupt 6			

**Table 49: Interrupt Polling Sequence** 

© 2016 Silergy Corp Page: 37 of 106



### **DATA SHEET**

**APRIL 2016** 

### **Interrupt Sources and Vectors**

Table 50 shows the interrupts with their associated flags and vector addresses.

Interrupt Request Flag	Description	Interrupt Vector Address
IE0	External interrupt 0	0x0003
TF0	Timer 0 interrupt	0x000B
IE1	External interrupt 1	0x0013
TF1	Timer 1 interrupt	0x001B
RIO/TIO	Serial channel 0 interrupt	0x0023
RI1/TI1	Serial channel 1 interrupt	0x0083
IEX2	External interrupt 2	0x004B
IEX3	External interrupt 3	0x0053
IEX4	External interrupt 4	0x005B
IEX5	External interrupt 5	0x0063
IEX6	External interrupt 6	0x006B

**Table 50: Interrupt Vectors** 

Page: 38 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 




Figure 7: Interrupt Structure

© 2016 Silergy Corp Page: 39 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **On-Chip Resources**

#### **DIO Ports**

The 71M6513/6513H includes up to 22 pins of general purpose digital I/O. 18 of these pins are dual function and can alternatively be used as LCD drivers. Figure 8 shows a block diagram of the DIO section.

On reset or power-up, all DIO pins are inputs until they are configured for the desired direction. The pins are configured and controlled by the *DIO* and *DIO\_DIR* registers (SFRs) and by the five bits of the I/O register *LCD\_NUM* (0x2020[4:0]). See the description for *LCD\_NUM* in the I/O RAM Section for a table listing the available segment pins versus DIO pins, depending on the selection for *LCD\_NUM*. Generally, increasing the value for *LCD\_NUM* will configure an increasing number of general purpose pins to be LCD segment pins, starting at the higher pin numbers.




Figure 8: DIO Ports Block Diagram

DIO	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Pin number	18	19	20	21	60	61	62	63	67	68	69	70	98	99	30	31
Pin type		DI	Ю			Multi	i-use					Multi	i-use			
Data Daniatan hit	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
Data Register bit	DIO0=P0 (			=P0 (	SFR 0x80)			DIO1=P1 (SFR 0x90)								
Direction Register					4	5	6	7	0	1	2	3	4	5	6	7
bit			DIO_I	DIR0 (	SFR (	0xA2)					DIO_	DIR1	(SFR	0x91)		
Internal Resources Configurable	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	N	Ν	N	Z

DIO	16	17	18	19	20	21	22	23
Pin number	34	16	17	64	65	66	ŀ	
Pin type	Multi-use							
Data Register bit	0	1	2	3	4	5	-	
Data Register bit	DIO2=P2 (SFR 0xA0)							
Direction Register	0	1	2	3	4	5		
bit	DIO_DIR2 (SFR 0xA1)							
Internal Resources Configurable	Ν	Ν	Ν	N	Ζ	N	1	

Table 51: Data Registers, Direction Registers and Internal Resources for DIO Pin Groups

Page: 40 of 106



### **DATA SHEET**

**APRIL 2016** 

Each pin declared as DIO can be configured independently as an input or output with the bits of the *DIO\_DIRn* registers. Table 51 lists the direction registers and configurability associated with each group of DIO pins. Table 52 shows the configuration for a DIO pin through its associated bit in its *DIO\_DIR* register.

	DIO_DIR bit				
	0	1			
DIO Pin Function	input	output			

Table 52: DIO\_DIR Control Bit

Values read from and written into the DIO ports use the data registers P0, P1 and P2.

A 3-bit configuration word, I/O RAM register,  $DIO_Rx$  (0x2009[2:0] through 0x200E[6:4]) can be used for certain pins, when configured as DIO, to individually assign an internal resource such as an interrupt or a timer control (see Table 51 for DIO pins available for this option). This way, DIO pins can be tracked even if they are configured as outputs. This feature is useful for pulse counting. The control resources selectable for the DIO pins are listed in Table 53. If more than one input is connected to the same resource, the resources are combined using a logical OR.

DIO_R Value	Resource Selected for DIO Pin
0	NONE
1	Reserved
2	T0 (counter0 clock)
3	T1 (counter1 clock)
4	High priority I/O interrupt (INT0 rising)
5	Low priority I/O interrupt (INT1 rising)
6	High priority I/O interrupt (INT0 falling)
7	Low priority I/O interrupt (INT1 falling)

Table 53: Selectable Controls using the DIO\_DIR Bits

Additionally, if DIO6 and DIO7 are declared outputs, they can be configured as dedicated pulse outputs (WPULSE = DIO6, VARPULSE = DIO7) using the I/O RAM registers  $DIO_PW$  (0x2008[2]) and  $DIO_PV$  (0x2008[3]). In this case, DIO6 and DIO7 are under CE control. DIO4 and DIO5 can be configured to implement the EEPROM Interface by setting the I/O RAM register  $DIO_EEX$  (0x2008[4]).

© 2016 Silergy Corp Page: 41 of 106



### **DATA SHEET**

APRIL 2016

#### **Physical Memory**

Data bus address space is allocated to on-chip memory as shown in Table 54.

Address (hex)	Memory Technology	Memory Type	Typical Usage	Wait States (at 5MHz)	Memory Size (bytes)
0000-FFFF	Flash Memory	Non-volatile	Program and non-volatile data	0	64KB
0000-07FF	Static RAM	Battery-buffered	MPU data RAM	0	2KB
1000-13FF	Static RAM	Volatile	CE data	5	1KB
2000-20FF	Static RAM	Volatile	Configuration RAM (I/O RAM)	0	256
3000-3FFF	Static RAM	Volatile	CE Program code	5	4KB

Table 54: MPU Data Memory Map

**Flash Memory:** The 71M6513 includes 64KB of on-chip flash memory. The flash memory is intended to primarily contain MPU program code. In a typical application, it also contains images of the CE program code, CE coefficients, MPU RAM, and I/O RAM. On power-up, before enabling the CE, the MPU must copy these images to their respective memory locations.

The I/O RAM bit register FLASH66Z defines the pulse width for accessing flash memory. To minimize supply current draw, this bit should be set to 1.

Flash erasure is initiated by writing a specific data pattern to specific SFR registers in the proper sequence. These special pattern/sequence requirements prevent inadvertent erasure of the flash memory.

The mass erase sequence is:

- 1. Write 1 to the FLSH MEEN bit (SFR address 0xB2[1].
- 2. Write pattern 0xAA to FLSH\_ERASE (SFR address 0x94)

Note: The mass erase cycle can only be initiated when the ICE port is enabled.

The page erase sequence is:

- 1. Write the page address to FLSH\_PGADR (SFR address 0xB7[7:1]
- 2. Write pattern 0x55 to FLSH\_ERASE (SFR address 0x94)

Writing to flash memory:

The MPU may write to the flash memory for non-volatile data storage or when implementing a boot-loader. The I/O RAM register  $FLSH\_PWE$  (flash program write enable, SFR B2[0]) differentiates 80515 data store instructions (MOVX@DPTR,A) between Flash and XRAM writes. Before setting  $FLSH\_PWE$ , all interrupts need to be disabled by setting EAL =1. After the write operation,  $FLSH\_PWE$  must be cleared.

The original state of a flash byte is 0xFF (all bits are 1). Overwriting programmed flash cells with a different value usually requires that the cell is erased first. Since cells cannot be erased individually, the page has to be copied to RAM, followed by a page erase. After this, the page can be updated in RAM and then written back to the flash memory.

Writing to flash locations will affect the corresponding XRAM cells, i.e. 0x2000 to 0x20FF (I/O RAM), 0x0000 to 0x07FF (MPU RAM), plus CE DRAM and CE PRAM. It is critical to maintain the integrity of the cells 0x2000...0x2007 as a minimum (where important system settings are stored) during the flash-write operation. This can be achieved by excluding the critical addresses from the write operation.

**MPU RAM**: The 71M6513 includes 2KB of static RAM memory on-chip (XRAM), which are backed-up by the battery plus 256-bytes of internal RAM in the MPU core. The 2KB of static RAM are used for data storage during normal MPU operations.

**CE DRAM:** The CE DRAM is the data memory of the CE. The MPU can read and write the CE DRAM as the primary means of data communication between the two processors.

Page: 42 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

**CE PRAM:** The CE PRAM is the program memory of the CE. The CE PRAM has to be loaded with CE code before the CE starts operating. CE PRAM cannot be accessed by the MPU when the CE is running.

#### Oscillator

The oscillator drives a standard 32.768kHz watch crystal (see Figure 9). Crystals of this type are accurate and do not require a high current oscillator circuit. The oscillator in the 71M6513 Power Meter IC has been designed specifically to handle watch crystals and is compatible with their high impedance and limited power handling capability. The oscillator power dissipation is very low to maximize the lifetime of any battery backup device attached to the VBAT pin.




Figure 9: Oscillator Circuit

The oscillator should be placed as close as possible to the IC, and vias should be avoided.

An external resistor across the crystal must not be added.

#### Real-Time Clock (RTC)

The RTC is driven directly by the crystal oscillator. In the absence of the 3.3V supply, the RTC is powered by the external battery (VBAT pin). The RTC consists of a counter chain and output registers. The counter chain consists of seconds, minutes, hours, day of week, day of month, month, and year. The RTC is capable of processing leap years. Each counter has its own output register. Whenever the MPU reads the seconds register, all other output registers are automatically updated. Since the RTC clock is not coherent to the MPU clock, the MPU must read the seconds register until two consecutive reads are the same (requires either 2 or 3 reads). At this point, all RTC output registers will have the correct time. Regardless of the MPU clock speed, RTC reads require one wait state.

The RTC interrupt must be enabled using the I/O RAM register *EX\_RTC* (address 0x2002[1]). RTC time is set by writing to the I/O RAM registers *RTC\_SEC*, *RTC\_MIN*, through *RTC\_YR*. Each byte written to RTC must be delayed at least 3 CK32 cycles from any previous byte written to RTC.

Two time correction bits, the I/O RAM registers RTC\_DEC\_SEC (0x201C[1]) and RTC\_INC\_SEC (0x201C[0]) are provided to adjust the RTC time. A pulse on one of these bits causes the time to be decremented or incremented by an additional second at the next update of the RTC\_SEC register. Thus, if the crystal temperature coefficient is known, the MPU firmware can integrate temperature and correct the RTC time as necessary as discussed in temperature compensation.

#### Comparators (V2, V3)

The 71M6513/6513H includes two programmable comparators that are connected to the V2 and V3 pins. The I/O RAM register  $COMP\_INT$  (0x2003[4:3]) allows the user to determine if comparators 2 and 3 will trigger an interrupt to the MPU. The output of each comparator is available in the COMPSTAT register. VBIAS is used as the threshold, and built-in hysteresis prevents each comparator from repeatedly responding to low-amplitude noise.

© 2016 Silergy Corp Page: 43 of 106



### **DATA SHEET**

**APRIL 2016** 

Comparators 2 and 3 can be used for early warning of power faults, or for monitoring of battery or other DC voltages. If they are both selected to interrupt the MPU, their outputs will be XORed together. The voltage at V3 is also available to the ADC in the AFE, but the comparator should not be used when V3 is used for analog measurements.

Comparator 1 is part of the power fault circuitry (see section V1 Pin) and cannot be programmed.

#### **LCD Drivers**

The 71M6513 contains 24 dedicated LCD segment drivers and 18 multi-purpose pins which may be configured as additional LCD segment drivers (see I/O RAM register  $LCD_NUM$ ). The 71M6513/6513H is capable of driving between 96 to 168 pixels of LCD display with 25% duty cycle. At seven segments per digit, the LCD can be designed for 13 to 24 digits for display. Since each pixel is addressed individually, the LCD display can be a combination of alphanumeric digits and enunciator symbols. The information to be displayed is written into the lower four bits of I/O RAM registers  $LCD_SEG0$  through  $LCD_SEG41$ . Bit 0 corresponds to the segment selected when COM0 pin is active while bit 1 is allocated to COM1.

The LCD driver circuitry is grouped into 4 common outputs (COM0 to COM3) and up to 42 segment outputs (see Table 55). The typical LCD map is shown below.

	SEG0	SEG1	SEG2	SEG3	 SEG27	 SEG41
СОМО	P0	P4	P8	P12	 P108	 P164
COM1	P1	P5	P9	P13	 P109	 P165
COM2	P2	P6	P10	P14	 P110	 P166
СОМЗ	P3	P7	P11	P15	 P111	 P167

Table 55: Liquid Crystal Display Segment Table (Typical)

Note: P0, P1, ... Represent the pixel/segment numbers on the LCD.

A charge pump suitable for driving VLCD is included on-chip. This circuit creates 5V from the 3.3V supply. A contrast DAC is provided that permits the LCD full-scale voltage to be adjusted between VLCD and 70% of VLCD. The *LCD\_NUM* register defines the number of dual purpose pins used for LCD segment interface.

#### **LCD Voltage Boost Circuitry**

A voltage boost circuit may be used to generate 5V from the 3.3V supply to support low-power 5V devices, such as LCDs. Figure 10 shows a block diagram of the voltage boost circuitry including the voltage regulators for V2P5 and V2P5NV. When activated using the I/O RAM register *LCD\_BSTEN* (0x2020[7]), the boost circuitry provides an AC voltage at the VDRV output pin (see the Applications section for details).

Page: 44 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 




Figure 10: LCD Voltage Boost Circuitry

© 2016 Silergy Corp Page: 45 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **UART (UART0) and Optical Port (UART1)**

The 71M6513/6513H includes an interface to implement an IR or optical port. The pin OPT\_TX is designed to directly drive an external LED for transmitting data on an optical link (low-active). The pin OPT\_RX, also low-active, is designed to sense the input from an external photo detector used as the receiver for the optical link. These two pins are connected to a dedicated UART port. OPT\_TX can be tristated if it is desired to multiplex another I/O pin to the OPT\_TX output. The control bit for the OPT\_TX output is the I/O RAM register *OPT\_TXDIS* (0x2008[5]).

#### **Hardware Reset Mechanisms**

Several conditions will cause a hardware reset of the 71M6513/6513H:

- Voltage at the RESETZ pin low
- Voltage at the E\_RST pin low
- Voltage at the V1 pin below reset threshold (VBIAS)
- The crystal frequency monitor detected a crystal malfunction
- Hardware Watchdog timer

### Reset Pin (RESETZ)

When the RESETZ pin is pulled low (or when V1 < VBIAS), all digital activity in the chip stops while analog circuits are still active. The oscillator and RTC module continue to run. Additionally, all I/O RAM bits are cleared.

#### **Hardware Watchdog Timer**

In addition to the basic software watchdog timer included in the 80515 MPU, an independent, robust, fixed-duration, hardware watchdog timer (WDT) is included in the 71M6513/6513H. This timer will reset the MPU if it is not refreshed periodically, and can be used to recover the MPU in situations where program control is lost.

The watchdog timer uses the RTC crystal oscillator as its time base and requires a reset under MPU program control at least every 1.5 seconds. When the WDT overflow occurs, the MPU is momentarily reset as if RESETZ were pulled low for half of a crystal oscillator cycle. Thus, after 4100 cycles of CK32 (32768Hz clock), the MPU program will be launched from address 00.

An I/O RAM register status bit,  $WD\_OVF$  (0x2002[2]), is set when WDT overflow occurs. This bit is powered by the VBAT pin and can be read by the MPU to determine if the part is initializing after a WDT overflow event or after a power up. After reading this bit, MPU firmware must clear  $WD\_OVF$ . The  $WD\_OVF$  bit is also cleared by the RESETZ pin.

The watchdog timer also includes an oscillator check. If the crystal oscillator stops or slows down, WD\_OVF is set and a system reset will be performed when the crystal oscillator resumes.

There is no internal digital state that deactivates the WDT. For debug purposes, however, the WDT can be disabled by tying the V1 pin to V3P3 (see Figure 11 and WD Disable Threshold [V1-V3P3A] in the Comparator Section of the Electrical Specifications). Of course, this also deactivates the power fault detection implemented with V1. Since there is no way in firmware to disable the crystal oscillator or the WDT, it is guaranteed that whatever state the MPU might find itself in, it will be reset to a known state upon watchdog timer overflow.

In normal operation, the WDT is reset by periodically writing a one to the WDT\_RST bit. The watchdog timer is also reset when WAKE=0 and, during development, when a 0x14 command is received from the ICE port.

#### **Crystal Frequency Monitor**

The hardware watchdog timer also includes an oscillator check. If the crystal oscillator stops or slows down, the I/O RAM register  $WD\_OVF$  is set and a system reset will be performed when the crystal oscillator resumes.

#### V1 Pin

The comparator at the V1 pin controls the state of the digital circuitry on the chip. When V1 < VBIAS (or when the RESETZ pin is pulled low), all digital activity in the chip stops while analog circuits including the oscillator and RTC module are still active. Additionally, when V1 < VBIAS, all I/O RAM bits are cleared. As long as V1 is greater than VBIAS, the internal 2.5V regulator will continue to provide power to the digital section.

Page: 46 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 




Figure 11: Voltage Range for V1

#### Internal Clocks and Clock Dividers

All internal clocks are based on the watch crystal frequency (CK32 = 32,768Hz) applied to the XIN and XOUT pins. The PLL multiplies this frequency by 150 to 4.9152MHz. This frequency is supplied to the ADC, the FIR filter (CKFIR), the clock test output pin (CKTEST), the CE DRAM and the clock generator. The clock generator provides two clocks, one for the MPU (CKMPU) and one for the CE (CKCE).

The MPU clock frequency is determined by the I/O RAM register  $MPU\_DIV$  (0x2004[2:0]) and can be  $CE^*2^-MPU\_DIV$  Hz where  $MPU\_DIV$  varies from 0 to 7 ( $MPU\_DIV$  is 0 on power-up). This makes the MPU clock scalable from 4.9152MHz down to 38.4kHz.

The circuit also generates a 2x MPU clock for use by the emulator. This clock is not generated when the I/O RAM register  $ECK\_DIS$  (0x2005[5]) is asserted by the MPU.

#### I2C Interface (EEPROM)

A dedicated 2-pin serial interface implements an I2C driver that can be used to communicate with external EEPROM devices. The interface can be multiplexed onto the DIO pins DIO4 (SCK) and DIO5 (SDA) by setting the I/O RAM register  $DIO\_EEX$  (0x2008[4]). The MPU communicates with the interface through two SFR registers: EEDATA (0x9E) and EECTRL (0x9F). If the MPU wishes to write a byte of data to EEPROM, it places the data in EEDATA and then writes the 'Transmit' code to EECTRL. The write to EECTRL initiates the transmit sequence. By observing the BUSY bit in EECTRL the MPU can determine when the transmit operation is finished (i.e. when the BUSY bit transitions from 1 to 0). INT5 is also asserted when BUSY falls. The MPU can then check the RX ACK bit to see if the EEPROM acknowledged the transmission.

A byte is read by writing the 'Receive' command to *EECTRL* and waiting for *BUSY* to fall. Upon completion, the received data will appear in *EEDATA*.

The serial transmit and receive clock is 78kHz during each transmission, and SCL is held in a high state until the next transmission. The bits in *EECTRL* are shown in Table 56.

The EEPROM interface can also be operated by controlling the DIO4 and DIO5 pins directly. However, controlling DIO4 and DIO5 directly is discouraged, because it may tie up the MPU to the point where it may become too busy to process interrupts.

© 2016 Silergy Corp Page: 47 of 106



### **DATA SHEET**

**APRIL 2016** 

Note: Clock stretching and multi-master operation are not supported for the  $I^2C$  interface.

Status Bit	Name	Read/ Write	Reset State	Polarity	Descripti	ion
7	ERROR	R	0	Positive	1 when a	n illegal command is received.
6	BUSY	R	0	Positive	1 when se	erial data bus is busy.
5	RX_ACK	R	1	Negative	0 indicate	es that the EEPROM sent an ACK bit.
4	TX_ACK	R	1	Negative	0 indicate	es when an ACK bit has been sent to the EEPROM
					CMD	Operation
				0	No-op. Applying the no-op command will stop the I2C clock (SCK, DIO4). Failure to issue the no-op command will keep the SCK signal toggling.	
				Positive, see CMD Table	2	Receive a byte from EEPROM and send ACK.
3-0	CMD[3:0]	W	0		3	Transmit a byte to EEPROM.
					5	Issue a 'STOP' sequence.
					6	Receive the last byte from EEPROM and do not send ACK.
			9	Issue a 'START' sequence.		
					Others	No Operation, set the ERROR bit.

Table 56: EECTRL Status Bits

Page: 48 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **Battery**

The VBAT pin provides an input for an external battery that can be used to support the crystal oscillator, RTC, the  $WD\_OVF$  bit and XRAM in the absence of the main power supply. If the battery is not used, the VBAT pin should be connected to V3P3.

#### Internal Voltages (VBIAS, VBAT, V2P5)

The 71M6513 requires two supply voltages, V3P3A, for the analog section, and V3P3D, for the digital section. Both voltages can be tied together outside the chip. The internal supply voltage V2P5 is generated by a regulator from the 3.3V supplies.

The battery voltage, VBAT, is required when crystal oscillator, RTC and XRAM are required to keep operating while V3P3D is removed (battery mode). VBAT, usually supplied by an external battery, powers crystal oscillator, RTC and XRAM (and the  $WD\_OVF$  bit).

VBIAS (1.5V) is generated internally and used for the comparators V1, V2 and V3.

#### **Test Ports**

**TMUXOUT Pin:** One out of 16 digital or 4 analog signals can be selected to be output on the TMUXOUT pin. The function of the multiplexer is controlled with the I/O RAM register *TMUX* (0x2000[3:0]), as shown in Table 57.

TMUX[3:0]	Mode	Function
0	analog	DGND
1	analog	IBIAS
2	analog	PLL_2.5V
3	analog	VBIAS
4	digital	RTM (Real time output from CE)
5	digital	WDTR_EN (Comparator 1 Output AND V1LT3)
6	digital	V2_OK (Comparator 2 Output)
7	digital	V3_OK (Comparator 3 Output)
8	digital	RXD (from Optical interface)
9	digital	MUX_SYNC
Α	digital	CK_10M
В	digital	CK_MPU
С		reserved for production test
D	digital	RTCLK
E	digital	CE_BUSY
F	digital	XFER_BUSY

Table 57: TMUX[3:0] Selections

**Emulator Port:** The emulator port, consisting of the pins E\_RST, E\_TCLK and E\_RXTX provides control of the MPU through an external in-circuit emulator. The E\_TBUS[3:0] pins, together with the E\_ISYNC/BRKRQ add trace capability to the emulator. The emulator port is compatible with the ADM51 emulators manufactured by Signum Systems.

The signals of the emulator port have weak pull-ups. Adding  $1k\Omega$  pull-up resistors on the PCB is recommended.

**Real-Time Monitor:** The RTM output of the CE is available as one of the digital multiplexer options. RTM data is read from the CE DRAM locations specified by I/O RAM registers *RTM0*, *RTM1*, *RTM2*, and *RTM3* after the rise of MUX\_SYNC. The RTM can be enabled and disabled with I/O RAM register *RTM\_EN*. The RTM output is clocked by CKTEST. Each RTM word is clocked

© 2016 Silergy Corp Page: 49 of 106



### **DATA SHEET**

**APRIL 2016** 

out in 35 cycles and contains a leading flag bit. Figure 13 in the System Timing Section illustrates the RTM output format. RTM is low when not in use.

**SSI Interface:** A high-speed serial interface with handshake capability is available to send a contiguous block of CE data to an external data logger or DSP. The block of data, configurable as to location and size, is sent starting 1 cycle of 32kHz before each CE code pass begins. If the block of data is big enough that transmission has not completed when the code pass begins, it will complete during the CE code pass with no timing impact to the CE or the serial data. In this case, care must be taken that the transmitted data is not modified unexpectedly by the CE. The SSI interface is enabled by the *SSI\_EN* bit and consists of SCLK, SSDATA, and SFR as outputs and, optionally, SRDY as input. The interface is compatible with 16bit and 32bit processors. The operation of each pin is as follows:

SCLK is the serial clock. The clock can be 5MHz or 10MHz, as specified by the  $SSI\_10M$  bit. The  $SSI\_CKGATE$  bit controls whether SCLK runs continuously or is gated off when no SSI activity is occurring. If SCLK is gated, it will begin 3 cycles before SFR rises and will persist 3 cycles after the last data bit is output.

The pins used for the SSI are multiplexed with the LCD segment outputs, as shown in Table 58. Thus, the LCD should be disabled when the SSI is in use.

SSI Signal	LCD Segment Output Pin
SCLK	SEG3
SSDATA	SEG4
SFR	SEG5
SRDY	SEG6

**Table 58: SSI Pin Assignment** 

SRDY is an optional handshake input that indicates that the DSP or data-logging device is ready to receive data. SRDY must be true (the polarity of SRDY is selectable with *SSI\_FPOL*) to enable SFR to rise and initiate the transfer of the next field. It is expected that SRDY changes state on the rising edges of SCLK. If SRDY is not true when the SSI port is ready to transmit the next field, transmission will be delayed until it is. SRDY is ignored except at the beginning of a field transmission. If SRDY is not enabled (by *SSI\_RDYEN*), the SSI port will behave as if SRDY is always true.

SSDATA is the serial output data. SSDATA changes on the rising edge of SCLK and outputs the contents of a block of CE RAM words starting with address SSI\_STRT and ending with SSI\_END. The words are output MSB first.

The field size is set with the  $SSI\_FSIZE$  register: 0 entire data block, 1-8 bit fields, 2-16 bit fields, 3-32 bit fields. The polarity of the SFR pulse can be inverted with  $SSI\_FPOL$  ( $SSI\_FPOL$  = 0  $\rightarrow$  SRDY high-active). If SRDY does not delay it, the first SFR pulse in a frame will rise on the third SCLK after MUX\_SYNC (or the fourth SCLK if 10MHz). MUX\_SYNC can be used to synchronize the fields arriving at the data logger or DSP.

Page: 50 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

#### **FUNCTIONAL DESCRIPTION**

#### **Theory of Operation**

The energy delivered by a power source into a load can be expressed as:

$$E = \int_{0}^{t} V(t)I(t)dt$$

Assuming phase angles are constant, the following formulae apply:

- P = Real Energy [Wh] = V \* A \* cos φ\* t
- Q = Reactive Energy [VARh] = V \* A \* sin φ \* t
- S = Apparent Energy [VAh] =  $\sqrt{P^2 + Q^2}$

For a practical meter, not only voltage and current amplitudes, but also phase angles and harmonic content may change constantly. Thus, simple RMS measurements are inherently inaccurate. A modern solid-state electricity meter IC such as the 71M6513/6513H functions by emulating the integral operation above, i.e. it processes current and voltage samples through an ADC at a constant frequency. As long as the ADC resolution is high enough and the sample frequency is beyond the harmonic range of interest, the current and voltage samples, multiplied with the time period of sampling will yield an accurate quantity for the momentary energy. Summing up the momentary energy quantities over time will result in accumulated energy.




Figure 12: Voltage. Current, Momentary and Accumulated Energy

Figure 12 shows the shapes of V(t), I(t), the momentary energy and the total accumulated energy, resulting from 50 samples of the voltage and current signals over a period of 20ms. The application of 240VAC and 100A results in an accumulation of 480Ws over the 20ms period, as indicated by the curve for Accumulated Energy.

The described sampling method works reliably, even in the presence of dynamic phase shift and harmonic distortion.



### **DATA SHEET**

**APRIL 2016** 

#### **System Timing Summary**

Figure 13 summarizes the timing relationships between the input MUX states, the CE\_BUSY signal, and the two serial output streams. In this example,  $MUX\_DIV=0$  (six mux states) and  $FIR\_LEN=0$  (2 CK32 cycles). Since FIR filter conversions require two or three CK32 cycles, the duration of each MUX cycle is 1 + 2 \* states defined by  $MUX\_DIV$  if  $FIR\_LEN=0$ , and 1 + 3 \* states defined by  $MUX\_DIV$  if  $FIR\_LEN=1$ . Followed by the conversions is a single CK32 cycle.

Each CE program pass begins when MUX\_SYNC falls. Depending on the length of the CE program, it may continue running until the end of the ADC5 conversion. CE opcodes are constructed to ensure that all CE code passes consume exactly the same number of cycles. The result of each ADC conversion is inserted into the CE DRAM when the conversion is complete. The CE code is designed to tolerate sudden changes in ADC data. The exact CK count when each ADC value is loaded into DRAM is shown in Figure 13.

Figure 13 also shows that the two serial data streams, RTM and SSI, begin transmitting at the beginning of MUX\_SYNC. RTM, consisting of 140 CK cycles, will always finish before the next code pass starts. The SSI port begins transmitting at the same time as RTM, but may significantly overrun the next code pass if a large block of data is required. Neither the CE nor the SSI port will be affected by this overlap.




Figure 13: Timing Relationship between ADC MUX, CE, and Serial Transfers

Figure 14, Figure 15, and Figure 16 show the RTM and SSI timing, respectively.

Page: 52 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 




Figure 14: RTM Output Format




Figure 15: SSI Timing,  $(SSI\_FPOL = SSI\_RDYPOL = 0)$ 




Figure 16: SSI Timing, 16-bit Field Example (External Device Delays SRDY)

SFR is the framing pulse. Although CE words are always 32 bits, the SSI interface will frame the entire data block as a single field, as multiple 16-bit fields, or as multiple 32-bit fields. The SFR pulse is one SCLK clock cycle wide, changes state on the rising edge of SCLK and precedes the first bit of each field.



### **DATA SHEET**

**APRIL 2016** 

#### **Data Flow**

The data flow between CE and MPU is shown in Figure 17. In a typical application, the 32-bit compute engine (CE) sequentially processes the samples from the voltage inputs on pins IA, VA, IB, VB, IC, and VC performing calculations to measure active power (Wh), reactive power (VARh), A<sup>2</sup>h, and V<sup>2</sup>h for four-quadrant metering. These measurements are then accessed by the MPU, processed further and output using the peripheral devices available to the MPU.




Figure 17: MPU/CE Data Flow

#### **CE/MPU Communication**

Figure 18 shows the functional relationship between CE and MPU. The CE is controlled by the MPU via shared registers in the I/O RAM and by registers in the CE DRAM. The CE outputs two interrupt signals to the MPU: CE\_BUSY and XFER\_BUSY, which are connected to the MPU interrupt service inputs as external interrupts. CE\_BUSY indicates that the CE is actively processing data. This signal will occur once every multiplexer cycle. XFER\_BUSY indicates that the CE is updating data to the output region of the CE RAM. This will occur whenever the CE has finished generating a sum by completing an accumulation interval determined by  $SUM_CYCLES * PRE_SAMPS$  samples. Interrupts to the MPU occur on the falling edges of the XFER\_BUSY and CE\_BUSY signals.

Figure 19 shows the sequence of events between CE and MPU upon reset or power-up. In a typical application, the sequence of events is as follows:

- 1) Upon power-up, the MPU initializes the hardware, including disabling the CE
- 2) The MPU loads the code for the CE into the CE PRAM
- 3) The MPU loads CE data into the CE DRAM.
- 4) The MPU starts the CE by setting the CE\_EN bit in the I/O RAM.
- 5) The CE then repetitively executes its code, generating results and storing them in the CE DRAM

It is important to note that the length of the accumulation interval, as determined by  $N_{ACC}$ , the product of  $SUM\_CYCLES$  and  $PRE\_SAMPS$  is not an exact multiple of 1000ms. For example, if  $SUM\_CYCLES = 60$ , and  $PRE\_SAMPS = 00$  (42), the resulting accumulation interval is:

$$\tau = \frac{N_{ACC}}{f_S} = \frac{60 \cdot 42}{32768Hz} = \frac{2520}{2520.62Hz} = 999.75ms$$

This means that accurate time measurements require the RTC.

Page: 54 of 106



### **DATA SHEET**

**APRIL 2016** 




Figure 18: MPU/CE Communication (Functional)

The MPU will wait for the CE to signal that fresh data is ready (the XFER interrupt). It will read the data and perform additional processing such as energy accumulation.




Figure 19: MPU/CE Communication (Processing Sequence)

#### Fault, Reset, Power-Up

**Reset Mode:** When the RESETZ pin is pulled low or when V1 < VBIAS, all digital activity in the chip stops while analog circuits are still active. The oscillator and RTC module continue to run. Additionally, all I/O RAM bits are cleared. As long as V1, the input voltage at the power fault block, is greater than VBIAS, the internal 2.5V regulator will continue to provide power to the digital section.

Once initiated, the reset mode will persist until the reset timer times out, signified by WAKE rising. This will occur in 4100 cycles of the real time clock after RESETZ goes high, at which time the MPU will begin executing its preboot and boot sequences from address 00. See the security section for more description of preboot and boot.

© 2016 Silergy Corp Page: 55 of 106



### **DATA SHEET**

**APRIL 2016** 

**Power-Up:** After power-up, the 71M6513/6513H is in reset as long as V1 < VBIAS. As soon as V1 exceeds VBIAS, the reset timer is started which takes the MPU out of reset after 4100 oscillator cycles (see Figure 20). The MPU then initiates its pre-boot phase lasting 32 cycles. The supply current will be low but not zero during power-up. It will increase, once V1 exceeds VBIAS and will increase to the nominal value once the preboot phase starts. The supply current may then be reduced under firmware control, following the steps specified in Battery Operation and Power Save Modes.




Figure 20: Timing Diagram for Voltages, Current and Operation Modes after Power-Up

#### **Battery Operation**

When V1 is lower than VBIAS, the external battery will power the following parts of the 71M6513/6513H:

- RTC
- · Crystal oscillator circuitry
- MPU XRAM
- WD\_OVF bit

#### **Power Save Modes**

In normal mode of operation, running on 3.3V supply, various resources of the 71M6513/6513H may be shut down by the MPU firmware in order to reduce power consumption while other essential resources such as UARTs may remain active. Table 59 outlines these resources and their typical current consumption (based on initial condition  $MPU\_DIV = 0$ ).

Power Saving Measure	Software Control	Typical Savings
Disable the CE	$CE\_EN = 0$	0.16mA
Disable the ADC	$ADC\_DIS = 1$	1.8mA
Disable clock test output CKTEST	CKOUTDIS = 1	0.6mA
Disable emulator clock	<i>ECK_DIS</i> = 1 *)	0.1mA
Set flash read pulse timing to 33 ns	<i>FLASH66Z</i> =1	0.04mA
Disable the LCD voltage boost circuitry	$LCD\_BSTEN = 0$	0.9mA
Disable RTM outputs	$RTM\_EN = 0$	0.01mA
Increase the clock divider for the MPU	$MPU\_DIV = X$	0.4mA/MHz

<sup>\*)</sup> This bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part with the ICE interface and thus preclude flash erase and programming operations.

**Table 59: Power Saving Measures** 

Page: 56 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **Temperature Compensation**

Internal Compensation: The internal voltage reference is calibrated during device manufacture. Trim data is stored in on-chip fuses

For the 71M6513, the temperature coefficients TC1 and TC2 are given as constants that represent typical component behavior.

For the 71M6513H, the temperature characteristics of the chip are measured during production and then stored in the fuse registers *TRIMBGA*, *TRIMBGB* and *TRIMM[2:0]*. TC1 and TC2 can be derived from the fuses by using the relations given in the Electrical Specifications section. TC1 and TC2 can be further processed to generate the coefficients *PPMC* and *PPMC2*.

TRIMM[2:0], TRIMBGA and TRIMBGB are read by first writing either 4, 5 or 6 to TRIMSEL (0x20FD) and then reading the value of TRIM (0x20FF).

When the *EXT\_TEMP* register in CE DRAM (address 0x38) is set to 0, the CE automatically compensates for temperature errors by controlling the *GAIN\_ADJ* register (address 0x2E) based on the *PPMC*, *PPMC*2, and *TEMP\_X* register values. In the case of internal compensation, *GAIN\_ADJ* is an output of the CE.

**External Compensation**: Rather than internally compensating for the temperature variation, the bandgap temperature is provided to the embedded MPU, which then may digitally compensate the power outputs. This permits a system-wide temperature correction over the entire system rather than local to the chip. The incorporated thermal coefficients may include the current sensors, the voltage sensors, and other influences. Since the band gap is chopper stabilized via the *CHOP\_EN* bits, the most significant long-term drift mechanism in the voltage reference is removed.

When the *EXT\_TEMP* register in CE DRAM is set to 15, the CE ignores the *PPMC*, *PPMC2*, and *TEMP\_X* register values and applies the gain supplied by the MPU in *GAIN\_ADJ*. External compensation enables the MPU to control the CE gain based on any variable, and when *EXT\_TEMP* = 15, *GAIN\_ADJ* is an input to the CE.

#### **Chopping Circuitry**

As explained in the hardware section, the bits of the I/O RAM register CHOP\_EN[1:0] have to be toggled in between multiplexer cycles to achieve the desired elimination of DC offset.

The amplifier within the reference is auto-zeroed by means of an internal signal that is controlled by the *CHOP\_EN* bits. When this signal is HIGH, the connection of the amplifier inputs is reversed. This preserves the overall polarity of the amplifier gain but inverts the input offset. By alternately reversing the connection, the offset of the amplifier is averaged to zero. The two bits of the *CHOP\_EN* register have the function specified in Table 60.

CHOP_EN[1]	CHOP_EN[0]	Function				
0	0	Toggle chop signal				
0	1	Reference connection positive				
1	0	Reference connection reversed				
1	1	Toggle chop signal				

Table 60: CHOP\_EN Bits

For automatic chopping, the *CHOP\_EN* bits are set to either 00 or 11. In this mode, the polarity of the signals feeding the reference amplifier will be automatically toggled for each multiplexer cycle as shown in Figure 21. With an even number of multiplexer cycles in each accumulation interval, the number of cycles with positive reference connection will equal the number of cycles with reversed connection, and the offset for each sampled signal will be averaged to zero. This sequence is acceptable when only the primary signals (meter voltage, meter current) are of interest.

© 2016 Silergy Corp Page: 57 of 106



### **DATA SHEET**

**APRIL 2016** 




Figure 21: Chop Polarity w/ Automatic Chopping

If temperature compensation or accurate reading of the die temperature is required, alternate multiplexer cycles have to be inserted in between the regular cycles. This is done under MPU firmware control by asserting the  $MUX\_ALT$  bit whenever necessary. Since die temperature usually changes very slowly, alternate multiplexer cycles have to be inserted very infrequently. Usually, an alternate multiplexer cycle is inserted once for every accumulation period, i.e. after each XFER\_BUSY interrupt. This sequence is shown in Figure 22.




Figure 22: Sequence with Alternate Multiplexer Cycles

This sequence has the disadvantage that the alternate multiplexer cycle is always operated with positive connection. Consequently, DC offset will appear on the temperature measurement, which will decrease the accuracy of this measurement and thus cause temperature reading and compensation to be less accurate.

The sequence shown in Figure 23 uses the CHOP\_EN bits to control the chopper polarity after each XFER\_BUSY interrupt. CHOP\_EN is controlled to alternate between 10 (positive) and 01 (reversed) for the first multiplexer cycle following each

Page: 58 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

XFER\_BUSY interrupt. After these first two cycles, *CHOP\_EN* returns to 11 (automatic toggle). The value of *CHOP\_EN*, when set after the XFER\_BUSY interrupt, is in force for the entire following multiplexer cycle.

When using this sequence, the alternate multiplexer cycle is toggled between positive and reversed connection resulting in accurate temperature measurement.

An example for proper application of the *CHOP\_EN* bits can be found in the Demo Code shipped with the 6513 Demo Kits. Firmware implementations should closely follow this example.




Figure 23: Sequence with Alternate Multiplexer Cycles and Controlled Chopping

### Internal/External Pulse Generation and Pulse Counting

The CE is the source for pulses. It can generate pulses directly based on the voltage and current inputs and the configured pulse generation parameters. This is called "internal pulse generation", and applies when the CE RAM register *EXT\_PULSE* (address 0x37) equals 0. Alternatively, the CE can be configured to generate pulses based on registers that are controlled by the MPU ("external pulse generation"), i.e. when the register *EXT\_PULSE* equals 15. In the case of external pulse generation, the MPU writes values to the CE registers *APULSEW* (0x26) and *APULSER* (0x27).

The pulse rate, usually inversely expressed as "Kh" (and measured in Wh per pulse), is determined by the CE RAM registers WRATE,  $PULSE\_SLOW$ ,  $PULSE\_FAST$ ,  $In\_8$ , as well as by the sensor scaling VMAX and IMAX per the equation:

$$Kh = \frac{VMAX \cdot IMAX \cdot 66.1782}{In\_8 \cdot WRATE \cdot N_{ACC} \cdot X} [Wh/pulse]$$

where

 $In\_8$  is the gain factor (1 or 8) controlled by the CE variable  $In\_SHUNT$ , X is the pulse gain factor controlled by the CE variables  $PULSE\_SLOW$  and  $PULSE\_FAST$   $N_{ACC}$  is the accumulation count ( $PRE\_SAMPS*SUM\_CYCLES$ )



### **DATA SHEET**

**APRIL 2016** 

### **Program Security**

When enabled, the security feature limits the ICE to global flash erase operations only. All other ICE operations are blocked. This guarantees the security of the user's MPU and CE program code. Security is enabled by MPU code that is executed in a 32 cycle preboot interval before the primary boot sequence begins. Once security is enabled, the only way to disable it is to perform a global erase of the flash memory, followed by a chip reset. Global flash erase also clears the CE PRAM.

The first 32 cycles of the MPU boot code are called the preboot phase because during this phase the ICE is inhibited. A readonly status bit, *PREBOOT* (SFR 0xB2[7]), identifies these cycles to the MPU. Upon completion of the preboot sequence, the ICE can be enabled and is permitted to take control of the MPU.

SECURE (SFR 0xB2[6]), the security enable bit, is reset whenever the MPU is reset. Hardware associated with the bit permits only ones to be written to it. Thus, preboot code may set SECURE to enable the security feature but may not reset it. Once SECURE is set, the preboot code is protected and no external read of program code is possible.

Specifically, when SECURE is set:

- The ICE is limited to bulk flash erase only.
- Page zero of flash memory, the preferred location for the user's preboot code, may not be page-erased by either MPU or ICE. Page zero may only be erased with global flash erase. Note that global flash erase erases CE program RAM whether SECURE is set or not.
- Writes to page zero, whether by MPU or ICE, are inhibited.



The SECURE bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part via the ICE interface, if no mechanism for actively resetting the part between reset and erase operations is provided (see ICE Interface description).

Additionally, by setting the I/O RAM register *ECK\_DIS* to 1, the emulator clock is disabled, inhibiting access to the program with the emulator. **See the cautionary note in the I/O RAM Register description!** 

Page: 60 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

### FIRMWARE INTERFACE

### I/O RAM MAP - In Numerical Order

'Not Used' bits are blacked out and contain no memory and are read by the MPU as zero. *RESERVED* bits are in use and should not be changed.

Name	Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
				Con	figuration:					
CE0	2000		EQU[2:0]		CE_EN		TMUX[3:0]			
CE1	2001	PRE_SAM				SUM_CY	CLES[5:0]	. ,		
CE2	2002	MUX_L		CHOP_	EN[1:0]	RTM_EN	WD_OVF	EX_RTC	EX_XFR	
COMP0	2003				COMP_I	NT[1:0]	(	COMP_STAT[2:0	)]	
CONFIG0	2004	VREF_CAL		RESERVED	CKOUT_DIS	VREF_DIS		MPU_DIV		
CONFIG1	2005	RESERVED		ECK_DIS	FIR_LEN	ADC_DIS	MUX_ALT	FLASH66Z	MUX_E	
VERSION	2006				VERSI	ON[7:0]				
				Di	gital I/O:					
DIO0	2008			OPT_TXDIS	DIO_EEX	DIO_PW	DIO_PV			
DIO1	2009			DIO_R1[2:0]				DIO_R0[2:0]		
DIO2	200A			DIO_R3[2:0]				DIO_R2[2:0]		
DIO3	200B			DIO_R5[2:0]				DIO_R4[2:0]		
DIO4	200C			DIO_R7[2:0]				DIO_R6[2:0]		
DIO5	200D			DIO_R9[2:0]	O_R9[2:0] DIO_R8[2:0]					
DIO6	200E			DIO_R11[2:0]				DIO_R10[2:0]		
				Real	Time Clock:					
RTC0	2015					RTC_SEC[5:0]				
RTC1	2016							RTC_MIN[5:0]		
RTC2	2017							RTC_HR[4:0]		
RTC3	2018							RTC_DAY[2:0]		
RTC4	2019							TC_DATE[4:0]		
RTC5	201A							RTC_MO[3:0]		
RTC6	201B							RTC_YR[7:0]		
RTC7	201C							RTC_DEC_SEC	RTC_INC_SEC	
				LCD Di	splay Interface	<b>:</b>				
LCDX		LCD_BSTEN					LCD_NUM[4:0			
LCDY	2021			LCD_EN	L	CD_MODE[2:0		LCD_C	LK[1:0]	
LCDZ	2022						LCD_FS[4:0]			
LCD0	2030						LCD_Si	EG0[3:0]		
LCD1	2031						LCD_Si	EG1[3:0]		
LCD2	2032					LCD_SEG2[3:0]				
LCD3	2033		LCD_SE							
				•••						
LCD39	2057							EG39[3:0]		
LCD40	2058							EG40[3:0]		
LCD41	2059						LCD_SE	EG41[3:0]		

© 2016 Silergy Corp Page: 61 of 106



### **DATA SHEET**

**APRIL 2016** 

Name	Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
RTM Probes:													
RTM0	RTM0 2060 RTM0[7:0]												
RTM1	2061 RTM1[7:0]												
RTM2	2062				RTM	[2[7:0]							
RTM3	2063				RTM	3[7:0]							
				Synchrono	us Serial Int	erface:							
SSI	2070	SSI_EN	SSI_10M	SSI_CKGATE	SSI_FS	IZE[1:0]	SSI_FPOL	SSI_RDYEN	SSI_RDYPOL				
$SSI_BEG$	2071				SSI_B	EG[7:0]							
SSI_END	2072				SSI_E	ND[7:0]							
	Fuse Selection Registers:												
TRIMSEL	20FD		•		TRIMS	SEL[7:0]							
TRIM	20FF		•		TRII	M[7:0]							

### SFR MAP (SFRs Specific to Teridian 80515) - In Numerical Order

'Not Used' bits are blacked out and contain no memory and are read by the MPU as zero. *RESERVED* bits are in use and should not be changed. This table lists only the SFR registers that are not generic 8051 SFR registers.

Name	SFR Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
				D	igital I/O:								
P0	80		DIO_0[7:0] (Port 0)										
DIR0	A2						DIO_DIR0[7:	·0]					
<i>P1</i>	90						DIO_1[7:0]	(Port	1)				
DIR1	91						DIO_DIR1[7:	·0]					
P2	A0						DIO_2[5:0]	(Port	2)				
DIR2	A1						DIO_DIR2[5:	0]					
				Interrupt	s and WD Ti	mer:							
INTBITS	F8		INT6	INT5	INT4	INT3	INT2	INT1	INT0				
WDI	E8	$WD\_RST$						IE_RTC	IE_XFER				
					Flash:								
ERASE	94				FLSH_E	RASE[7:0]							
FLSHCTL	B2	PREBOOT	SECURE					FLSH_MEEN	FLSH_PWE				
PGADR	B7	•		F	LSH_PGADR[6	:0]							
				Seria	al EEPROM:	-		·	-				
EEDATA	9E	EEDATA[7:0]											
EECTRL	9F				EECT	RL[7:0]	·	·					

Page: 62 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

#### I/O RAM (Configuration RAM) - Alphabetical Order

Many functions of the chip can be controlled via the I/O RAM (Configuration RAM). The CE will also take some of its parameters from the I/O RAM.

Bits with a W (write) direction are written by the MPU into I/O RAM. Typically, they are initially stored in flash memory and copied to the I/O RAM by the MPU. Some of the more frequently programmed bits are mapped to the MPU SFR memory space. The remaining bits are mapped to 2xxx. Bits with R (read) direction can only be read by the MPU. **On power up, all bits are cleared to zero unless otherwise stated.** Generic SFR registers are not listed.

Name	Location [Bit(s)]	Dir	Description					
ADC_DIS	2005[3]	R/W	Disables AD0	C and removes bias current				
CE_EN	2000[4]	R/W	CE enable.					
CHOP_EN[1:0]	2002[5:4]	R/W		for the reference band gap circuit. 01: disabled 10: disabled 11: enabled				
RESERVED	2004[5]	R/W	Must be 0.					
CKOUT_DIS	2004[4]	R/W	CKOUT Disa	ble. When zero, CKTEST is an active out	put.			
COMP_INT[1:0]	2003[4:3]	R/W	MPU interrup XOR'ed.	Two bits establishing whether a comparator state change should create MPU interrupts. 1: interrupt, 0: no interrupt. If 11, the comparator outputs are				
COMP_STAT[2:0]	2003[2:0]	R		ntaining comparator output status. = comp1, Bit1 = comp2, Bit2 = comp3				
DIO_R0[2:0] DIO_R1[2:0] DIO_R2[2:0] DIO_R3[2:0] DIO_R4[2:0]	2009[2:0] 2009[6:4] 200A[2:0] 200A[6:4] 200B[2:0]	R/W R/W R/W R/W	Connects dedicated I/O pins 0 to 11 to selectable internal resources. If more than one input is connected to the same resource, the 'Multiple' column below specifies how they are combined. See Software User's Guide for details).					
DIO_R5[2:0]	200B[2:0] 200B[6:4]	R/W	DIO_GP	Resource	Multiple			
DIO_R6[2:0]	200C[2:0]	R/W	0	NONE		4		
DIO_R7[2:0]	200C[6:4]	R/W	1	Reserved	OR	_		
DIO_R8[2:0]	200D[2:0]	R/W R/W	2	T0 (counter0 clock)	OR	-		
DIO_R9[2:0] DIO_R10[2:0]	200D[6:4] 200E[2:0]	R/W	3	T1 (counter1 clock)	OR			
DIO_R11[2:0]	200E[2.0] 200E[6:4]	R/W	5	High priority I/O interrupt (int0 rising)	OR	-		
DIO_KI1[2.0]	200[[0.4]	17/77		Low priority I/O interrupt (int1 rising)	OR	-		
			6 7	High priority I/O interrupt (int0 falling)	OR OR	1		
DIO_DIR0[7:0]	SFR A2	R/W	Programs the direction of DIO pins 7 through 0. 1 indicates output. Ignored if the pin is not configured as I/O. See <i>DIO_PV</i> and <i>DIO_PW</i> for special option for DIO6 and DIO7 outputs. See <i>DIO_EEX</i> for special option for DIO5.					
DIO_DIR1[7:0]	SFR 91	R/W	Programs the direction of DIO pins 15 through 8. 1 indicates output. Ignored if the pin is not configured as I/O.					
DIO_DIR2[5:0]	SFR A1[5:0]	R/W		e direction of DIO pins 21 through 16. 1 in pin is not configured as I/O.	dicates outpu	t.		

© 2016 Silergy Corp Page: 63 of 106



### **DATA SHEET**

**APRIL 2016** 

Location [Bit(s)]	Dir	Description				
SFR 80 SFR 90 SFR A0[5:0]	R/W R/W R/W	Port 0 Port 1 Port 2	The value on the DIO pins. Pins configured as LCD will read zero. When written, changes data on pins configured as outputs. Pins configured as LCD or input will ignore writes.			
2008[4]	R/W		DIO5 to interface with external EEPROM. becomes bi-directional SDA. <i>LCD_NUM</i>			
2008[2]	R/W	Causes VARPULSE to be outp LCD_NUM must be less than 1:	out on DIO7, if DIO7 is configured as output. 5.			
2008[3]	R/W	Causes WPULSE to be output LCD_NUM must be less than 1	on DIO6, if DIO6 is configured as output. 6.			
SFR 9E	R/W	Serial EEPROM interface data				
SFR 9F	R/W	Serial EEPROM interface contr	rol			
2005[5]	R/W	Emulator clock disable. When one, the emulator clock is disabled. This bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part with the ICE interface and thus preclude flash erase and programming operations. If ECK_DIS is set, it should be done at least 1000ms after power-up to give emulators and programming devices enough time to complete an erase operation.				
2000[7:5]	R/W	Specifies the power equation to	the CE.			
2002[0] 2002[1]	R/W		s enable the XFER_BUSY and the PU. Note that if either interrupt is to be st also be set.			
2005[4]	R/W	The length of the ADC decimat 1: 22 ADC bits/3 CK32 cycles ( 0: 21 ADC bits/2 CK32 cycles (	(384 CKFIR cycles),			
2005[1]	R/W	Should be set to 1 to minimize	supply current.			
SFR 94	W	Flash Page Erase cycle. Specific order to initiate the appropriate (default = 0x00).	,			
		FLSH_PGADR @ SFR 0	0xB7.			
		0xAA – Initiate Flash Mass Erase cycle. Must be proceeded by a write to FLSH_MEEN @ SFR 0xB2 and the debug (CC) port must be enabled.				
		Any other pattern written to FLSH_ERASE will have no effect.				
SFR B2[1]	W	Mass Erase Enable 0 – Mass Erase disabled (default). 1 – Mass Erase enabled.  Must be re-written for each new Mass Erase cycle.				
	[Bit(s)]  SFR 80 SFR 90 SFR A0[5:0]  2008[4]  2008[3]  SFR 9E  SFR 9F  2005[5]  2002[0] 2002[1]  2005[4]  SFR 94	[Bit(s)]  SFR 80 SFR 90 SFR A0[5:0]  2008[4]  R/W  2008[2]  R/W  2008[3]  R/W  SFR 9E  R/W  2005[5]  R/W  2005[5]  R/W  2002[0] 2002[1]  R/W  SFR 94  W	SFR 80   R/W   Port 0   Port 1   Port 2			

Page: 64 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

Name	Location [Bit(s)]	Dir	Description
FLSH_PGADR	SFR B7[7:1]	W	Flash Page Erase Address  FLSH_PGADR[6:0] – Flash Page Address (page 0 thru 127) that will be erased during the Page Erase cycle. (default = 0x00).  Must be re-written for each new Page Erase cycle.
FLSH_PWE	SFR B2[0]	R/W	Program Write Enable 0 – MOVX commands refer to XRAM Space, normal operation (default). 1 – MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR. This bit is automatically reset after each byte written to flash. Writes to this bit are inhibited when interrupts are enabled.
IE_XFER IE_RTC	SFR E8[0] SFR E8[1]	R/W	Interrupt flags. These flags are part of the WDI SFR register and monitor the XFER_BUSY interrupt and the RTC_1SEC interrupt. The flags are set by hardware and must be cleared by the interrupt handler. See also WD_RST.
INTBITS	SFR F8[6:0]	R	Interrupt inputs. The MPU may read these bits to see the input to external interrupts INT0, INT1, up to INT6. These bits do not have any memory and are primarily intended for debug use.
LCD_BSTEN	2020[7]	R/W	Enables the LCD voltage boost circuit.
LCD_CLK[1:0]	2021[1:0]	R/W	Sets the LCD clock frequency for COM/SEG pins (not the frame rate. Note: $f_w = CKFIR/128$ 00: $f_w/2^9$ , 01: $f_w/2^8$ , 10: $f_w/2^7$ , 11: $f_w/2^6$
LCD_EN	2021[5]	R/W	Enables the LCD display. When disabled, VLC2, VLC1, and VLC0 are ground as are the COM and SEG outputs.
LCD_FS[4:0]	2022[4:0]	R/W	Controls the LCD full scale voltage, VLC2: $VLC2 = VLCD \cdot (0.7 + 0.3 \frac{LCD_FS}{31})$
LCD_MODE[2:0]	2021[4:2]	R/W	The LCD bias mode. 000: 4 states, 1/3 bias 001: 3 states, 1/3 bias 010: 2 states, ½ bias 011: 3 states, ½ bias 100: static display

© 2016 Silergy Corp Page: 65 of 106



### **DATA SHEET**

**APRIL 2016** 

Name	Location [Bit(s)]	Dir	Description		Description					
LCD_NUM[4:0]	2020[4:0]	R/W	Number of dual-purpose LCD/DIO pins to be configured as LCD. This number can be between 0 and 18. The first dual-purpose pin to be used as LCD is SEG41/DIO21. If <i>LCD_NUM</i> = 2, SEG41 and SEG 40 will be configured as LCD. The remaining SEG39 to SEG24 will be configured as DIO19 to DIO4.							
			LCD_NUM	SEG	DIO					
			0	None	DIO4-21					
			1	SEG41	DIO4-20					
			2	SEG40-41	DIO4-19					
			3	SEG39-41	DIO4-18					
			4	SEG38-41	DIO4-17					
			5	SEG37-41	DIO4-16					
			6	SEG36-41	DIO4-15					
			7	SEG35-41	DIO4-14					
			8	SEG34-41	DIO4-13					
			9	SEG33-41	DIO4-12					
			10	SEG32-41	DIO4-11					
			11	SEG31-41	DIO4-10					
			12	SEG30-41	DIO4-9					
			13	SEG29-41	DIO4-8					
			14	SEG28-41	DIO4-7					
			15	SEG27-41	DIO4-6					
			16	SEG26-41	DIO4-5					
			17	SEG25-41	DIO4					
			18	SEG24-41	None					
LCD_SEG0[3:0]  LCD_SEG41[3:0]	2030[3:0]  2059[3:0]	R/W		segment. In each word,	information for from 1 to 4 time bit 0 corresponds to COM0, on up					
MPU_DIV[2:0]	2004[2:0]	R/W	the MPU without r	isk of losing control. CE, 001 - CKCE/2,,	se bits may be programmed by  111 - CKCE/2 <sup>7</sup>					
MUX_ALT	2005[2]	R/W		this bit when it wishes the alternate set of inputs.	he MUX to perform ADC					
MUX_DIV[1:0]	2002[7:6]	R/W	The number of states in the input multiplexer.  00 - 6 states 01 - 4 states 10 - 3 states 11 - 2 states							
MUX_E	2005[0]	R/W	MUX_SYNC enab	le. When high, converts	S SEG7 into a MUX_SYNC output.					
OPT_TXDIS	2008[5]	R/W	Tristates the OPT							
PREBOOT	SFR B2[7]	R	+	preboot sequence is act	tive.					

Page: 66 of 106



### **DATA SHEET**

**APRIL 2016** 

			APRIL 2
Name	Location [Bit(s)]	Dir	Description
PRE_SAMPS[1:0]	2001[7:6]	R/W	Together w/ SUM_CYCLES, this value determines the number of samples in one sum cycle between XFER interrupts for the CE.  Number of samples = PRE_SAMPS*SUM_CYCLES.  00-42, 01-50, 10-84, 11-100
RTC_SEC[5:0] RTC_MINI[5:0] RTC_HR[4:0] RTC_DAY[2:0] RTC_DATE[4:0] RTC_MO[3:0] RTC_YR[7:0]	2015 2016 2017 2018 2019 201A 201B	R/W	The RTC interface. These are the 'year', 'month', 'day', 'hour', 'minute' and 'second' parameters for the RTC. The RTC is set by writing to these registers. Year 00 is defined as a leap year.  SEC 00 to 59  MIN 00 to 59  HR 00 to 23 (00=Midnight)  DAY 01 to 07 (01=Sunday)  DATE 01 to 31  MO 01 to 12  YR 00 to 256
RTC_DEC_SEC RTC_INC_SEC	201C[1] 201C[0]	W	RTC time correction bits. Only one bit may be pulsed at a time. When pulsed, causes the RTC time value to be incremented (or decremented) by an additional second the next time the <i>RTC_SEC</i> register is clocked. The pulse width may be any value. If an additional correction is desired, the MPU must wait 2 seconds before pulsing one of the bits again.
RTM_EN	2002[3]	R/W	Real Time Monitor enable. When '0', the RTM output is low. This bit enables the two wire version of RTM
RTM0[7:0] RTM1[7:0] RTM2[7:0] RTM3[7:0]	2060 2061 2062 2063	R/W	Four RTM probes. Before each CE code pass, the values of these registers are serially output on the RTM pin. The <i>RTM</i> registers are ignored when <i>RTM_EN</i> =0.
SECURE	SFR B2[6]	R/W	Enables security provisions that prevent external reading of flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored.
SSI_EN	2070[7]	R/W	Enables the Synchronous Serial Interface (SSI) on SEG3, SEG4, and SEG5 pins. If <i>SSI_RDYEN</i> is set, SEG6 is enabled also. The pins take on the new functions SCLK, SSDATA, SFR, and SRDY, respectively. When <i>SSI_EN</i> is high and <i>LCD_EN</i> is low, these pins are converted to the SSI function, regardless of <i>LCDEN</i> and <i>LCD_NUM</i> . For proper LCD operation, <i>SSI_EN</i> must not be high when <i>LCD_EN</i> is high.
SSI_10M	2070[6]	R/W	SSI clock speed: 0: 5MHz, 1: 10MHz
SSI_CKGATE	2070[5]	R/W	SSI gated clock enable. When low, the SCLK is continuous. When high, the clock is held low when data is not being transferred.
SSI_FSIZE[1:0]	2070[4:3]	R/W	SSI frame pulse format: 0: once at beginning of SSI sequence (whole block of data), 1: every 8 bits, 2: every 16 bits, 3: every 32 bits.
SSI_FPOL	2070[2]	R/W	SFR pulse polarity: 0: positive, 1: negative
SSI_RDYEN	2070[1]	R/W	SRDY enable. If <i>SSI_RDYEN</i> and <i>SSI_EN</i> are high, the SEG6 pin is configured as SRDY. Otherwise, it is an LCD driver.
SSI_RDYPOL	2070[0]	R/W	SRDY polarity: 0: positive, 1: negative

© 2016 Silergy Corp Page: 67 of 106



### **DATA SHEET**

**APRIL 2016** 

Name	Location [Bit(s)]	Dir	Description			
SSI_BEG[7:0] SSI_END[7:0]	2071[7:0] 2072[7:0]	R/W	The beginning and ending address of the transfer region of the CE dat memory. If the SSI is enabled, a block of words starting with <i>SSI_BEG</i> an ending with <i>SSI_END</i> will be sent. <i>SSI_END</i> must be larger than <i>SSI_BEG</i> . Th maximum number of output words is limited by the number of SSI clocks in CE code pass—see <i>FIR_LEN</i> , <i>MUX_DIV</i> , and <i>SSI_10M</i> .			
SUM_CYCLES [5:0]	2001[5:0]	R/W	Together w/ PRE_SAMPS, this value determines (for the CE) the number of samples in one sum cycle between XFER interrupts.  Number of samples = PRE_SAMPS*SUM_CYCLES.			
TMUX[3:0]	2000[3:0]	R/W	Selects one of 16 inputs for TMUXOUT.  0 – DGND (analog)  1 – IBIAS (analog)  2 – PLL_2.5V (analog)  3 – VBIAS (analog)  4 – RTM (Real time output from CE)  5 – WDTR_EN (Comparator 1 Output AND V1LT3)  6 – V2_OK (Comparator 2 Output)  7 – V3_OK (Comparator 3 Output)  8 – RXD (from Optical interface)  9 – MUX_SYNC (from MUX_CTRL)  A – CK_10M  B – CK_MPU  C – reserved for production test  D – RTCLK  E – CE_BUSY  F – XFER_BUSY			
RESERVED	2005[7]	R/W	Must be zero.			
TRIMSEL	20FD	W	Selects the temperature trim fuse to be read with the <i>TRIM</i> register ( <i>TRIMM</i> [2:0]: 4, <i>TRIMBGA</i> : 5, <i>TRIMBGB</i> : 6)			
TRIM	20FF	R	Contains <i>TRIMBGA</i> , <i>TRIMBGB</i> , or <i>TRIMM[2:0]</i> depending on the value written to <i>TRIMSEL</i> . If <i>TRIMBGB</i> = 0 then the IC is a 6513 else the IC is a 6513H.			
VERSION[7:0]	2006	R	The silicon revision number. This data sheet does not apply to revisions < 000 0100.			
VREF_CAL	2004[7]	R/W	Brings VREF out to the VREF pin. This feature is disabled when VREF_DIS=1.			
VREF_DIS	2004[3]	R/W	Disables the internal voltage reference.			
WD_RST	SFR E8[7]	W	Resets the WD timer. The WDT is reset when a 1 is written to this bit. Only byte operations on the whole WDI register should be used.			
WD_OVF	2002[2]	R/W	The WD overflow status bit. This bit is set when the WD timer overflows. It is powered by the VBAT pin and at boot-up will indicate if the part is recovering from a WD overflow or a power fault. This bit should be cleared by the MPU on boot-up. It is also automatically cleared when RESETZ is low.			

Page: 68 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **CE Program and Environment**

#### **CE Program**

The CE program is supplied by Teridian as a data image that can be merged with the MPU operational code for meter applications. Typically, the CE program covers most applications and does not need to be modified.

#### **Formats**

All CE words are 4 bytes. Unless specified otherwise, they are in 32-bit two's complement (-1 = 0xFFFFFFF). 'Calibration' parameters are defined in flash memory (or external EEPROM) and must be copied to CE memory by the MPU before enabling the CE. 'Internal' variables are used in internal CE calculations. 'Input' variables allow the MPU to control the behavior of the CE code. 'Output' variables are outputs of the CE calculations. The corresponding MPU address for the most significant byte is given by 0x1000 + 4 x CE\_address and 0x1003 + 4 x CE\_address for the least significant byte.

#### **Constants**

Constants used in the CE Data Memory tables are:

- Sampling frequency: F<sub>S</sub> = 32768Hz/13 = 2520.62Hz.
- F<sub>0</sub> is the fundamental signal frequency, typically 50 or 60Hz.
- IMAX is the external rms current corresponding to 250mV peak at the inputs IA, IB, IC.
- VMAX is the external rms voltage corresponding to 250mV peak at the inputs VA, VB, VC.
- NACC, the accumulation count for energy measurements is PRE\_SAMPS\*SUM\_CYCLES. This value resides in SUM\_PRE (CE address 36).
- Accumulation count time for energy measurements is PRE SAMPS\*SUM\_CYCLES/Fs.
- In\_8 is a gain constant of current channel n. Its value is 8 or 1 and is controlled by In\_SHUNT.
- X is a gain constant of the pulse generators. Its value is determined by PULSE\_FAST and PULSE\_SLOW.
- Voltage LSB = VMAX \* 7.879810<sup>-9</sup> V.

The system constants *IMAX* and *VMAX* are used by the MPU to convert internal digital quantities (as used by the CE) to external, i.e. metering quantities. Their values are determined by the scaling of the voltage and current sensors used in an actual meter. The LSB values used in this document relate digital quantities at the CE or MPU interface to external meter input quantities. For example, if a SAG threshold of 80V peak is desired at the meter input, the digital value that should be programmed into *SAG\_THR* would be 80V/*SAG\_THR*LSB, where *SAG\_THR*LSB is the LSB value in the description of *SAG\_THR*.

The parameters *EQU*, *CE\_EN*, *PRE\_SAMPS*, and *SUM\_CYCLES* are essential to the function of the CE and are stored in I/O RAM (see I/O RAM section).

#### **Environment**

Before starting the CE using the  $CE\_EN$  bit, the MPU has to establish the proper environment for the CE by implementing the following steps:

- Loading the image for the CE code into CE PRAM.
- Loading the CE data into CE DRAM.
- Establishing the equation to be applied in EQU.
- Establishing the accumulation period and number of samples in PRE\_SAMPS and SUM\_CYCLES.
- Establishing the number of cycles per ADC mux cycle.

There must be thirteen 32768Hz cycles per ADC mux cycle (see System Timing Diagram, Figure 13). This means that the product of the number of cycles per ADC conversion and the number of conversions per cycle must be 12 (allowing for one settling cycle). The default configuration is  $FIR\_LEN = 0$  (two cycles per conversion) and  $MUX\_DIV = 0$  (6 conversions per mux cycle).

© 2016 Silergy Corp Page: 69 of 106



### **DATA SHEET**

**APRIL 2016** 

During operation, the MPU is in charge of controlling the multiplexer cycles, for example by inserting an alternate multiplexer sequence at regular intervals using MUX\_ALT. This enables temperature measurement. The polarity of CHOP must be altered for each sample. It must also alternate for each alternate multiplexer reading.

The MPU must program *CHOP\_EN* alternately between 01 and 10 on every CE\_BUSY interrupt except for the first CE\_BUSY after an XFER\_BUSY interrupt. Note that when XFER\_BUSY occurs, it will always be at the same time as a CE\_BUSY interrupt.



Operating CE codes with environment parameters deviating from the values specified by Teridian will lead to unpredictable results.

#### **CE Calculations**

The CE performs the precision computations necessary to accurately measure power. These computations include offset cancellation, phase compensation, product smoothing, product summation, frequency detection, VAR calculation, sag detection, peak detection, and voltage phase measurement. All data computed by the CE is dependent on the selected meter equation as given by *EOU* (in I/O RAM). As a function of *EOU*, the element components V0 through I2 take on different meanings.

	Watt & VAR Formula		Element Input Mapping							
EQU	(WSUM/VARSUM)	W0SUM/ VAR0SUM	WISUM/ VARISUM	W2SUM/ VAR2SUM	IOSQ SUM	IISQ SUM	I2SQ SUM			
0	VA IA (1 element, 2W 1 <sub>\$\phi\$</sub> )	VA*IA		-	IA	-	-			
1	VA*(IA-IB)/2 (1 element, 3W 1φ)	VA*(IA-IB)/2		-	(IA-IB)	IB	-			
2	VA*IA + VB*IB (2 element, 3W 3φ Delta)	VA*IA	VB*IB	-	IA	IB	-			
3	VA*(IA-IB)/2 + VC*IC (2 element, 4W 3φ Delta)	VA*(IA-IB)/2	-	VC*IC	IA-IB	IB	IC			
4	VA*(IA-IB)/2 + VB*(IC-IB)/2 (2 element, 4W 3φ Wye)	VA*(IA-IB)/2	VB*(IC-IB)/2	-	IA-IB	IC-IB	IC			
5	VA*IA + VB*IB + VC*IC (3 element, 4W 3φ Wye)	VA*IA	VB*IB	VC*IC	IA	IB	IC			

#### **CE RAM Locations**

The information given in the following tables apply to CE code Version CE13B09D.

Page: 70 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

#### **CE Front End Data (Raw Data)**

Access to the raw data provided by the AFE is possible by reading addresses 0 through 7, as listed below.

Address (HEX)	Name	Description
0x00	IA	Phase A current
0x01	VA	Phase A voltage
0x02	IB	Phase B current
0x03	VB	Phase B voltage
0x04	IC	Phase C current
0x05	VC	Phase C voltage
0x06	TEMP	Temperature
0x07	V3	V3 monitor/comparator input

#### **CE Status Word**

Since the CE\_BUSY interrupt occurs at 2520.6Hz, it is desirable to minimize the computation required in the interrupt handler of the MPU. The CE status word can be read by the MPU at every CE\_BUSY interrupt.

CE Address	Name	Description	
0x51	CESTATUS	See description of CE status word below	

The CE Status Word is useful for generating early warnings to the MPU. It contains sag warnings for phase A, B, and C, as well as F0, the derived clock operating at the fundamental input frequency. *CESTATUS* provides information about the status of voltage and input AC signal frequency, which are useful for generating an early power fail warning to initiate necessary data storage. *CESTATUS* represents the status flags for the preceding CE code pass (CE\_BUSY interrupt).

Note: The CE does not store sag alarms from one code pass to the next. CESTATUS is refreshed at every CE\_BUSY interrupt and remains valid for up to 100µs after the CE\_BUSY interrupt occurs. Unsynchronized read operations of CESTATUS will yield unreliable results.

The significance of the bits in CESTATUS is shown in the table below:

CESTATUS Bit	Name	Description	
31-29	Not Used	These unused bits will always be zero.	
28	F0	F0 is a square wave at the exact fundamental input frequency.	
27	SAG_C	Normally zero. Becomes one when  VC  remains below SAG_THR for SAG_CNT samples. Will not return to zero until  VC  rises above SAG_THR.	
26	SAG_B	Normally zero. Becomes one when  VB  remains below SAG_THR for SAG_CNT samples. Will not return to zero until  VB  rises above SAG_THR.	
25	SAG_A	Normally zero. Becomes one when  VA  remains below SAG_THR for SAG_CNT samples. Will not return to zero until  VA} rises above SAG_THR.	
24-0	Not Used	These unused bits will always be zero.	

For generating proper status information, the CE is initialized by the MPU using  $SAG\_THR$  (default of 80V RMS at the meter input if VMAX=600V) and  $SAG\_CNT$  (default 80 samples). Using the default value for  $SAG\_CNT$ , the peak-to-peak signal has to be below  $SAG\_THR$  value for 32 milliseconds to activate the  $SAG\_X$  status bits.

© 2016 Silergy Corp Page: 71 of 106



### **DATA SHEET**

**APRIL 2016** 

CE Address	Name	Default	Description
0x31	SAG_THR	+23,930,000 (0x16D23AA)	Meter voltage inputs must be above this threshold to prevent sag alarms. LSB = $VMAX * 7.879810^{-9} \text{ V}$ . For example, if a sag threshold of 80V RMS is desired, $SAG\_THR = \frac{80\sqrt{2}}{VMAX \cdot 7.879810^{-9}}$
0x32	SAG_CNT	80	Number of consecutive voltage samples below $SAG\_THR$ before a sag alarm is declared (80*397 $\mu$ s = 31.8ms).

#### **CE Transfer Variables**

When the MPU receives the XFER\_BUSY interrupt, it knows that fresh data is available in the transfer variables. CE transfer variables are modified during the CE code pass that ends with an XFER\_BUSY interrupt. They remain constant throughout each accumulation interval. In this data sheet, the names of CE transfer variables always end with \_X.

#### **Fundamental Power Measurement Variables**

The table below describes each transfer variable for fundamental power measurement. All variables are signed 32 bit integers. Accumulated variables such as WSUM are internally scaled so they have at least 2x margin before overflow when the integration time is 1 second. Additionally, the hardware will not permit output values to 'fold back' upon overflow.

CE Address	Name	Description	
0x42	$WSUM\_X$	The signed sum: W0SUM_X+W1SUM_X+W2SUM_X	
0x43	$WOSUM\_X$		
0x44	WISUM_X	The sum of Watt samples from each wattmeter element.  LSB = 9.4045*10 <sup>-13</sup> VMAX IMAX / In_8 Wh.	
0x45	W2SUM_X	10 - 3.4040 10 VIVIAN IIVIAN / III_0 WIII.	
0x46	$VARSUM\_X$	The signed sum: VAR0SUM_X+VAR1SUM_X+VAR2SUM_X	
0x47	$VAROSUM\_X$	The sum of VAR samples from each wattmeter element.  LSB = 9.4045*10 <sup>-13</sup> VMAX IMAX / In_8 VARh.	
0x48	VARISUM_X		
0x49	VAR2SUM_X		

WSUM\_X and VARSUM\_X are the signed sum of Phase-A, Phase-B and Phase-C Wh or VARh values according to the metering equation specified in the I/O RAM register EQU. WxSUM\_X is the Wh value accumulated for phase 'x' in the last accumulation interval and can be computed based on the specified LSB value.

For example, with VMAX = 600V and IMAX = 208A, LSB (for WxSUM\_X) is 0.1173 µWh.

#### **Instantaneous Power Measurement Variables**

The FREQSEL Register selects the input phase used for frequency measurement and for the MAIN\_EDGE counter. The frequency measurement is implemented using the frequency locked loop of the CE for the selected phase.

 $IxSQSUM\_X$  and VxSQSUM are the squared current and voltage samples acquired during the last accumulation interval.  $INSQSUM\_X$  can be used for computing the neutral current.

Page: 72 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

CE Address	Name	Description	
0x33	FREQSEL	Selected phase for the frequency monitor, the phase-to-phase voltage measurements, and voltage zero crossings:  Phase A: 0 (default)  Phase B: 1  Phase C: 2	
0x41	FREQ_X	Fundamental frequency. LSB $\equiv \frac{F_{\rm S}}{2^{32}} \approx 0.587 \cdot 10^{-6}  {\rm Hz}$	
0x4A	IOSQSUM_X	The course of a co	
0x4B	IISQSUM_X	The sum of squared current samples from each element.  LSB = 9.4045*10 <sup>-13</sup> IMAX <sup>2</sup> / In 8 <sup>2</sup> A <sup>2</sup> h	
0x4C	I2SQSUM_X		
0x4D	INSQSUM_X	The sum of squared current samples from the calculated neutral: $\sum (I_0 + I_1 + I_2)^2 \; .$ $ \text{LSB} = 1.2539*10^{\text{-}12} \; \text{IMAX}^2 / \textit{In}\_8^2 \; \text{A}^2 \text{h} $	
0x4E	V0SQSUM_X		
0x4F	V1SQSUM_X	The sum of squared voltage samples from each element.  LSB= 9.4045*10 <sup>-13</sup> VMAX <sup>2</sup> V <sup>2</sup> h	
0x50	V2SQSUM_X	LODE O.TOTO TO VIVIAN V II	
0x5A	V3SQSUM_X	The sum of squared voltage samples from the V3 input. If $CAL_{V3} = 8192$ , then LSB = $9.4045*10^{-13}$ VMAX <sup>2</sup> V <sup>2</sup> h or $9.4045*10^{-13}$ IMAX <sup>2</sup> I <sup>2</sup> h	

The RMS values can be computed by the MPU from the squared current and voltage samples as per the formulae:

$$Ix_{RMS} = \sqrt{\frac{IxSQSUM \cdot LSB \cdot 3600 \cdot F_{S}}{N_{ACC}}} \qquad Vx_{RMS} = \sqrt{\frac{VxSQSUM \cdot LSB \cdot 3600 \cdot F_{S}}{N_{ACC}}}$$

#### **Other Measurement Parameters**

PH\_AtoB\_X and PH\_AtoC\_X contain phase angle information between the phase voltages, depending on the setting of FREQ\_SEL, as shown in the table below. The phase angle information can be used for phase sequencing and error detection. If the voltage at the selected phase is missing, the meter accuracy will be reduced.



To maintain accuracy, *FREQ\_SEL* must be set to a phase with an active voltage. For example, in a system where phase A is lost (which can be detected using the *SAG* bits or by comparing the voltage VA with a lower limit), *FREQ\_SEL* must be set to an alternative phase to maintain accuracy.

MAINEDGE\_X is useful for implementing a real-time clock based on the input AC signal. MAINEDGE\_X is the number of half-cycles accounted for in the last accumulated interval for the AC signal of the phase specified in the FREQ\_SEL register.



### **DATA SHEET**

APRIL 2016

CE	Name	Description					
Address	Name	$FREQU\_SEL = 0$	$FREQU\_SEL = 1$	$FREQU\_SEL = 2$			
0x52	PH_AtoB_X	PH_AtoB_X Phase lag from VA to VB. Phase lag from		Phase lag from VC to VA.			
	Angle in degrees	PH_AtoB_X*360/NACC+2.4	PH_AtoB_X*360/NACC+2.4	PH_AtoB_X*360/NACC-4.8			
0x53	PH_AtoC_X	Phase lag from VA to VC.	Phase lag from VB to VA.	Phase lag from VC to VB.			
	Angle in degrees	PH_AtoC_X*360/NACC+4.8	PH_AtoC_X *360/NACC-2.4	PH_AtoC_X *360/NACC-2.4			
0x55 <i>MAINEDGE_X</i>		The number of zero crossings of VA in the previous accumulation interval.  The number of zero crossings of VB in the previous accumulation interval.  The number of zero crossings of VC in the vious accumulation interval.					
		Edge crossings are either direction and are debounced.					

#### **Temperature Measurement and Temperature Compensation**

**Input variables:** *TEMP\_NOM* is the reference value for temperature measurement, i.e. when this value is set with *TEMP\_RAW\_X* at known temperature. The 71M6513/6513H measures temperature with reference to this value.

DEGSCALE is the slope or rate of temperature increase or decrease from the TEMP\_NOM for TEMP\_X measurement.

*PPMC* and *PPMC*2 are temperature compensation coefficients. Their values should reflect the characteristics of the band gap voltage reference of the chip. *PPMC* and *PPMC*2 follow the square law characteristics to compensate for nonlinear temperature behaviors, when the 71M6513/6513H is in internal temperature compensation mode.

EXT\_TEMP allows the MPU to select between direct control of GAIN\_ADJ or management of GAIN\_ADJ by the CE, based on TEMP\_X and the temperature correction coefficients PPMC and PPMC2.

Page: 74 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

CE Address	Name	Default	Description	
0x11	TEMP_NOM	0	During calibration, the value of <i>TEMP_RAW_X</i> should be placed in <i>TEMP_NOM</i> .	
0x30	DEGSCALE	22721	Scale factor for $TEMP\_X$ . $TEMP\_X = -DEGSCALE^*2^{-22*}(TEMP\_RAW\_X-TEMP\_NOM).$	
0x38	EXT_TEMP	0	Should be 15 or 0. When 15, causes the CE to ignore internal temperature compensation and permits the MPU to control $GAIN\_ADJ$ . When internal temperature compensation is selected, $GAIN\_ADJ$ will be: $GAIN\_ADJ = 16384 + floor \left(1 + \frac{TEMP\_X \cdot PPMC}{2^{14}} + \frac{TEMP\_X^2 \cdot PPMC2}{2^{23}}\right)$ Default is 0 (internal compensation).	
0x39	РРМС	0	Linear temperature compensation factor. Equals the linear temperature coefficient (PPM/°C) of VREF multiplied by 26.84, or TC1 (expressed in $\mu$ V/°C, see Electrical Specifications) multiplied by 22.46¹. A positive value will cause the meter to run faster when hot. The compensation factor affects both V and I and will therefore have a double effect on products.   ¹ CE scaling factor 22.46=2²¹/(1.195*5⁻)	
0x3A	PPMC2	0	Square-law temperature compensation factor. Equals the square-law temperature coefficient (PPM/°C²) of VREF multiplied by 1374, or TC2 (expressed in µV/°C², see Electrical Specifications) multiplied by 1150².1. A positive value will cause the meter to run faster when hot. The compensation factor affects both V and I and will therefore have a double effect on products. <sup>2</sup> CE scaling factor 1150=2²9/(1.195*58)	

**Output variables:**  $TEMP\_X$  is the temperature measurement from reference temperature of  $TEMP\_NOM$ .  $TEMP\_X$  is computed using  $TEMP\_RAW\_X$  and DEGSCALE. This quantity is positive when the temperature is above the reference and is negative for cold temperatures.

TEMP\_RAW\_X is the raw processed value from ADC output and is the fundamental quantity for temperature measurement. TEMP\_RAW\_X is less than TEMP\_NOM at higher temperatures. TEMP\_RAW\_X is more than TEMP\_NOM for cooler temperatures than reference temperature.

*GAIN\_ADJ* is a scaling factor for power measurements based on temperature (when in internal temperature compensation mode). In general, for higher temperatures it is lower than 16384 and higher than 16384 for lower temperatures. *GAIN\_ADJ* is mainly dependent on the *PPMC*, *PPMC2* and *TEMP\_X* register values. This parameter is automatically computed by the CE and is used by the CE for temperature compensation.

CE Address	Name	Description	
0x40	$TEMP\_X$	Deviation from Calibration temperature. LSB = 0.1 °C.	
0x54	TEMP_RAW_X	Filtered, unscaled reading from temperature sensor. This value should be written to <i>TEMP_NOM</i> during meter calibration.	
0x2E	GAIN_ADJ	Scales all voltage and current inputs. 16384 provides unity gain. <b>Default is</b> 16384. If $EXT\_TMP = 0$ , $GAIN\_ADJ$ is updated by the CE.	

© 2016 Silergy Corp Page: 75 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **Pulse Generation**

**Input variables:** The combination of the *PULSE\_SLOW* and *PULSE\_FAST* parameters control the speed of the pulse rate. The default values of 1 and 1 will maintain the original pulse rate given by the Kh equation.

WRATE controls the number of pulses that are generated per measured Wh and VARh quantities. The lower WRATE it is the slower is the pulse rate for measured power quantity. The metering constant Kh is derived from WRATE as the amount of energy measured for each pulse. That is, if Kh = 1Wh/pulse, a power applied to the meter of 120V and 30A results in one pulse per second. If the load is 240V at 150A, ten pulses per second will be generated.

Control is transferred to the MPU for pulse generation if *EXT\_PULSE* > 0. In this case, the pulse rate is determined by *APULSEW* and *APULSER*. The MPU has to load the source for pulse generation in *APULSEW* and *APULSER* to generate pulses. Irrespective of the *EXT\_PULSE*, status the output pulse rate controlled by *APULSEW* and *APULSER* is implemented by the CE only. By setting *EXT\_PULSE* > 0, the MPU is providing the source for pulse generation. If *EXT\_PULSE* is negative, *W0SUM\_X* and *VAR0SUM\_X* are the default pulse generation sources. In this case, creep cannot be controlled since it is an MPU function.

The maximum pulse rate is  $3*F_S = 7.56kHz$ .

PULSE\_WIDTH allows adjustment of the pulse width for compatibility with calibration and other external equipment. The minimum pulse width possible is 66.16μs.

The maximum time jitter is 1/6 of the MUX cycle period (normally 67µs) and is independent of the number of pulses measured. Thus, if the pulse generator is monitored for 1 second, the peak jitter is 67ppm. After 10 seconds, the peak jitter is 7ppm. The average jitter is always zero. If it is attempted to drive either pulse generator faster than its maximum rate, it will simply output at its maximum rate without exhibiting any roll-over characteristics. The actual pulse rate, using *WSUM* as an example, is:

$$RATE = \frac{X \cdot WRATE \cdot WSUM \cdot F_s}{2^{46}} Hz$$

Where  $F_S = 2520.6$ Hz (sampling frequency), and  $X = \text{pulse speed factor derived from CE variables } PULSE\_SLOW$  and  $PULSE\_FAST$  (see table below).

Page: 76 of 106 © 2016 Silergy Corp



## **DATA SHEET**

**APRIL 2016** 

CE Address	Name	Default	Descri	Description			
0x28	PULSE_SLOW	1	When I	When $PULSE\_SLOW > 0$ , the pulse generator input is reduced 64x. When $PULSE\_FAST > 0$ , the pulse generator input is increased 16x. These two parameters control the pulse gain factor X (see table below). Allowed values are either 1 or $-1$ .			
			)	X	PULSE_SLOW	PULSE_FAST	
			1	$1.5 * 2^2 = 6$	-1	-1	
0x29	PULSE_FAST	1	1	1.5 * 2 <sup>6</sup> = 96	-1	1	
			1	1.5 * 2 <sup>-4</sup> = 0.09375	1	-1	
			1	1.5	1 (default)	1 (default)	
0x2D	WRATE	683	Kh = V	<i>'MAX* IMAX *</i> 66.1782	/ (In_8 *WRATE*N <sub>ACC</sub> *	X) Wh/pulse.	
0x36	SUM_PRE	2520	PRE_SA	AMPS *SUM_CYCLES	(N <sub>ACC</sub> )		
0x37	EXT_PULSE	15	Should be 15 or 0. When zero, causes the pulse generators to respond to \( WSUM_X \) and \( VARSUM_X \). Otherwise, the generators respond to values the MPU places in \( APULSEW \) and \( APULSER \).				
0x3C	PULSE_WIDTH	50	The maximum pulse width (low-going pulse) is: (2 * PULSE_WIDTH + 1) * 66µs. 0 is a legitimate value.				
0x26	APULSEW	0	Wh pulse generator input, to be updated by the MPU when using external pulse generation (see <i>DIO_PW</i> bit). The output pulse rate is:  APULSEW * Fs * 2 <sup>-32</sup> * WRATE * 2 <sup>-14</sup> This input is buffered and can be updated by the MPU during a computation interval. The change will take effect at the beginning of the next interval.				
0x27	APULSER	0	pulse g APULS This in	generation (see <i>DIO_</i> <i>ER</i> * F <sub>S</sub> *2 <sup>-32</sup> * <i>WRATE</i> put is buffered and ca	$PV$ bit). The output puls $* 2^{-14}$	IPU during a computation	

© 2016 Silergy Corp Page: 77 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **CE Calibration Parameters**

The table below lists the parameters that are typically entered to effect calibration of meter accuracy.

CE Address	Name	Default	Description	
0x08	CAL_IA	16384		
0x09	CAL_VA	16384	These constants control the gain of their respective channels. The nominal	
0x0A	CAL_IB	16384	value for each parameter is 2 <sup>14</sup> = 16384. The gain of each channel is directly	
0x0B	CAL_VB	16384	proportional to its CAL parameter. Thus, if the gain of a channel is 1% slow,	
0x0C	CAL_IC	16384	CAL should be increased by 1%.	
0x0D	CAL_VC	16384		
0x65	CAL_V3	8192	Gain control for V3 channel, used for neutral current measurement.	
0x0E	PHADJ_A	0	These three constants control the CT phase compensation. No compensation occurs when $PHADJ\_X = 0$ . As $PHADJ\_X$ is increased, more compensation (lag	
0x0F	PHADJ_B	0	is introduced. Range: $\pm 2^{15} - 1$ . If it is desired to delay the current by the angle $\Phi$ :	
0x10	PHADJ_C	0	$PHADJ_X = 2^{20} \frac{0.02229 \cdot TAN\Phi}{0.1487 - 0.0131 \cdot TAN\Phi} \text{ at 60Hz}$ $PHADJ_X = 2^{20} \frac{0.0155 \cdot TAN\Phi}{0.1241 - 0.009695 \cdot TAN\Phi} \text{ at 50Hz}$	
0x11	TEMP_NOM	N/A	During calibration, the value of <i>TEMP_RAW_X</i> should be placed in <i>TEMP_NOM</i> .	

Page: 78 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **Other CE Parameters**

The table below shows CE parameters used for suppression of noise due to scaling and truncation effects as well as scaling factors.

CE Address	Name	Default	Description
0x2F	QUANT	0	This parameter is added to the Watt calculation to compensate for input noise and truncation.  LSB=(VMAX*IMAX / In_8) *1.04173*10 <sup>-9</sup> W
0x34	QUANT_VAR	0	This parameter is added to the VAR calculation to compensate for input noise and truncation.  LSB = (VMAX*IMAX/In_8) * 1.04173*10 <sup>-9</sup> W
0x35	QUANT_I	0	This parameter is added to compensate for input noise and truncation in the squaring calculations for I <sup>2</sup> and V <sup>2</sup> .  LSB=VMAX <sup>2</sup> *1.04173*10 <sup>-9</sup> V <sup>2</sup> LSB= (IMAX <sup>2</sup> /In_8 <sup>2</sup> )*1.04173*10 <sup>-9</sup> A <sup>2</sup>
0x3B	KVAR	6448	Scale factor for the VAR calculation. The default value of <i>KVAR</i> should never need to be changed.
0x64	QUANT_V3	0	Offset for low-current measurement on V3. LSB = $= 9.4045*10^{-13}$ IMAX <sup>2</sup> A <sup>2</sup> h

#### **TYPICAL PERFORMANCE DATA**

#### Wh Accuracy at Room Temperature




Figure 24: Wh Accuracy, 0.3A - 200A/240V

**VARh Accuracy at Room Temperature** 

© 2016 Silergy Corp Page: 79 of 106



### **DATA SHEET**

**APRIL 2016** 





Figure 25: VARh Accuracy for 0.3A to 200A/240V Performance

#### **Harmonic Performance**



Test performed at current distortion amplitude of 40% and voltage distortion amplitude of 10% as per IEC 62053, part 22.

Figure 26: Meter Accuracy over Harmonics at 240V, 30A



### **DATA SHEET**

**APRIL 2016** 


#### **APPLICATION INFORMATION**

#### Connection of Sensors (CT, Resistive Shunt, Rogowski Coil)

Figures 27 through 30 show how resistive dividers, current transformers, restive shunts, and Rogowski coils are connected to the voltage and current inputs of the 71M6513.



The analog input pins of the 71M6511 are designed for sensors with low source impedance. RC filters with resistance values higher than those implemented in the Teridian Demo Boards should be avoided.






Figure 27: Resistive Voltage Divider (left), Current Transformer (right)




Figure 28: Resistive Shunt (left), Rogowski Coil (right)

#### Distinction between 71M6513 and 71M6513H Parts

71M6513H parts go through a process of trimming and characterization during production that make them suitable to high-accuracy applications.

The first process applied to the 71M6513H is the trimming of the reference voltage, which is guaranteed to have accuracy over temperature of better that  $\pm 10PPM/^{\circ}C$ .

© 2016 Silergy Corp Page: 81 of 106



### **DATA SHEET**

**APRIL 2016** 

The second process applied to the 71M6513H is the characterization of the reference voltage over temperature. The coefficients for the reference voltage are stored in so-called trim fuses (I/O RAM registers *TRIMBGA*, *TRIMBGB*, *TRIMM[2:0]*. The MPU program can read these trim fuses and calculate the correction coefficients PPM1 and PPM2 per the formulae given in the Performance Specifications section (VREF, VBIAS). See the Temperature Compensation section for details.

The fuse TRIMBGB is non-zero for the 71M6513H part and zero for the 71M6513 part.

Trim fuse information is not available for non-H parts. Thus, the standard settings are to be applied. These settings are:

- PPMC = TC1 \* 22.46 = -149
- PPMC2 = TC2 \* 1150.1 = -392

#### Temperature Compensation and Mains Frequency Stabilization for the RTC

The accuracy of the RTC depends on the stability of the external crystal. Crystals vary in terms of initial accuracy as well as in terms of behavior over temperature. The flexibility provided by the MPU allows for compensation of the RTC using the substrate temperature. To achieve this, the crystal has to be characterized over temperature and the three coefficients  $Y\_CAL$ ,  $Y\_CALC$ , and  $Y\_CAL\_C2$  have to be calculated. Provided the IC substrate temperatures tracks the crystal temperature, the coefficients can be used in the MPU firmware to trigger occasional corrections of the RTC seconds count, using the  $RTC\_DEC\_SEC$  or  $RTC\_INC\_SEC$  registers in I/O RAM.

It is not recommended to measure crystal frequency directly due to the error introduced by the measurement probes. A practical method to measure the crystal frequency (when installed on the PCB with the 71M6513) is to have a DIO pin toggle every second, based on the RTC interrupt, with all other interrupts disabled. When this signal is measured with a precision timer, the crystal frequency can be obtained from the measured time period t (in µs):

$$f = 32768 \frac{10^6 \,\mu s}{t}$$

**Example:** Let us assume a crystal characterized by the measurements shown in Table 61. The values show that even at nominal temperature (the temperature at which the chip was calibrated for energy), the deviation from the ideal crystal frequency is 11.6 PPM, resulting in about one second inaccuracy per day, i.e. more than some standards allow.

Deviation from Nominal Temperature [°C]	Measured Frequency [Hz]	Deviation from Nominal Frequency [PPM]
+50	32767.98	-0.61
+25	32768.28	8.545
0	32768.38	11.597
-25	32768.08	2.441
-50	32767.58	-12.817

**Table 61: Frequency over Temperature** 

As Figure 29 shows, even a constant compensation would not bring much improvement, since the temperature characteristics of the crystal are a mix of constant, linear, and quadratic effects (in commercially available crystals, the constant and quadratic effects are dominant).

Page: 82 of 106 © 2016 Silergy Corp

### **DATA SHEET**

**APRIL 2016** 




Figure 29: Crystal Frequency over Temperature

The temperature characteristics of the crystal are obtained from the curve in Figure 29 by curve-fitting the PPM deviations. A fairly close curve fit is achieved with the coefficients a = 10.89, b = 0.122, and c = -0.00714 (see Figure 30).

When applying the inverted coefficients, a curve (see Figure 30) will result that effectively neutralizes the original crystal characteristics. The frequencies were calculated using the fit coefficients as follows:

$$f = f_{nom} \cdot \left\{ 1 + \frac{a}{10^6} + T \frac{b}{10^6} + T^2 \frac{c}{10^6} \right\}$$




Figure 30: Crystal Compensation

The MPU Demo Code supplied with the Teridian Demo Kits has a direct interface for these coefficients and it directly controls the RTC\_DEC\_SEC or RTC\_INC\_SEC registers. The Demo Code uses the coefficients in the following form:

$$CORRECTION(ppm) = \frac{Y \_CAL}{10} + T \cdot \frac{Y \_CALC}{100} + T^2 \cdot \frac{Y \_CALC2}{1000}$$

Note that the coefficients are scaled by 10, 100, and 1000 to provide more resolution. For our example case, the coefficients would then become (after rounding, since the Demo Code accepts only integers):



### **DATA SHEET**

**APRIL 2016** 

Alternatively, the mains frequency may be used to stabilize or check the function of the RTC. For this purpose, the CE provides a count of the zero crossings detected for the selected line voltage in the *MAIN\_EDGE\_X* address. This count is equivalent to twice the line frequency, and can be used to synchronize and/or correct the RTC.

#### **External Temperature Compensation**

In a production electricity meter, the 71M6513 or 71M6513H is not the only component contributing to temperature dependency. In fact, a whole range of components (e.g. current transformers, resistor dividers, power sources, filter capacitors) will exhibit slight or pronounced temperature effects. Since the output of the on-chip temperature sensor is accessible to the MPU, temperature-compensation mechanisms with great flexibility, i.e. beyond the capabilities implemented in the CE, are possible.

#### **Temperature Measurement**

Temperature measurement can be implemented with the following steps:

- 1) At a known temperature T<sub>N</sub>, read the *TEMP\_RAW* register of the CE and write the value into *TEMP\_NOM*.
- Read the TEMP\_X register at the known temperature. The obtained value should be <±0.1°C.</li>
- 3) The temperature T (in °C) at any environment can be obtained by reading TEMP\_X and applying the following formula:

$$T = T_N + \frac{TEMP - X}{10}$$

#### **Temperature Compensation**

For the 71M6513 (regular accuracy parts), the temperature coefficients TC1 and TC2 are given as constants that represent typical component behavior (in  $\mu V/^{\circ}C^{2}$ ). TC1 and TC2 allow compensation for variations of the reference voltage to within  $\pm 40$  PPM/ $^{\circ}C$ .

For the high-accuracy parts, individualized coefficients TC1 and TC2 can be retrieved from the on-chip fuses via *TRIMBGA*, *TRIMBGB*, *TRIMB[2:0]* (see Section 'Distinction between 71M6513 and 71M6513H Parts'). For the 71M6513H, TC1 and TC2 allow compensation for variations of the reference voltage to within ±10 PPM/°C



Since TC1 and TC2 are given in  $\mu$ V/°C and  $\mu$ V/°C2, respectively, the value of the VREF voltage (1.195V) has to be taken into account when transitioning to PPM/°C and PPM/°C2. This means that PPMC = 26.84 \*TC1/1.195 and PPMC2 = 1374 \*TC2/1.195).

Close examination of the electrical specification (see Table 62) for the 71M6513 reveals that the achievable deviation is not strictly  $\pm 40$  PPM/°C over the whole temperature range: Only for temperatures for which T-22 > 40 (i.e. T > 62°C) or for which T-22 < -40 (i.e. T < -18°C), the data sheet states  $\pm 40$  PPM/°C. For temperatures between -18°C and +62°C, the error should be considered constant at  $\pm 1,600$  PPM, or  $\pm 0.16$ %.

Similar considerations apply to the high-accuracy part 71M6513H (see Table 63), where the error around the calibration temperature should be considered constant at ±600 PPM, or ±0.06%.

Table 62: VREF Definition for the Regular Accuracy Parts 71M6513

Parameter	Min			Тур
VREF(T) deviation from VNOM(T)				
$VREF(T) - VNOM(T) \qquad 10^6$	-40		+40	PPM/°C
$VNOM(T) \qquad \max( T-22 ,40)$				

Table 63: VREF Definition for the High-Accuracy Parts 71M6513H

Parameter	Min	Тур	
-----------	-----	-----	--

Page: 84 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

VREF(T) deviation from VNOM(T)			
VREF(T) - VNOM(T) 10 <sup>6</sup>	-10	+10	PPM/ºC
$VNOM(T)$ $\max( T-22 ,40)$			

Figure 31 and Figure 32 show this concept graphically. The "box" from -18°C to +62°C reflects the fact that it is impractical to measure the temperature coefficient of high-quality references at small temperature excursions. For example, at +25°C, the expected error would be  $\pm 3$ °C \* 40 PPM/°C, or just 0.012% for the regular-accuracy parts.

The maximum deviation of  $\pm 2520$  PPM (or 0.252%) for the regular-accuracy parts is reached at the temperature extremes. If the reference voltage is used to measure both voltage and current, the identical errors of  $\pm 0.252\%$  add up to a maximum Wh registration error of  $\pm 0.504\%$ .

The maximum deviation of  $\pm 630$  PPM (or 0.063%) for the 71M6513H is reached at the temperature extremes. If the reference voltage is used to measure both voltage and current, the identical errors of  $\pm 0.063\%$  add up to a maximum Wh registration error of  $\pm 0.126\%$ .




Figure 31: Error Band for VREF over Temperature (Regular-Accuracy Parts)



### **DATA SHEET**

**APRIL 2016** 




Figure 32: Error Band for VREF over Temperature (High-Accuracy Parts)

#### **Crystal Oscillator**

The oscillator drives a standard 32.768 kHz watch crystal. The oscillator has been designed specifically to handle these crystals and is compatible with their high impedance and limited power handling capability. The oscillator power dissipation is very low to maximize the lifetime of any battery backup device attached to VBAT.

Board layouts with minimum capacitance from XIN to XOUT will require less battery current. Good layouts will have XIN and XOUT shielded from each other.



For best rejection of electromagnetic interference, connect the crystal body and the ground terminals of the two crystal capacitors to GNDD through a ferrite bead. No external resistor should be connected across the crystal, since the oscillator is self-biasing.

#### **Connecting LCDs**

The 71M6513 has a LCD controller on-chip capable of controlling static or multiplexed LCDs. Figure 33 shows the basic connection for a LCD.

Page: 86 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 




Figure 33: Connecting LCDs

Figure 34 shows how 5V LCDs can be operated even when a 5V supply is not available. Setting the I/O RAM register *LCD\_BSTEN* to 1 starts the on-chip boost circuitry that will output an AC frequency on the VDRV pin. Using a small coupling capacitor, two general-purpose diodes and a reservoir capacitor, a 5VDC voltage is generated which can be fed back into the VLCD pin of the 71M6513. The LCD drivers are enabled with the I/O register *LCD\_ON*; I/O register *LCD\_FS* is used to adjust contrast, and *LCD\_MODE* selects the operation mode (LCD type).




Figure 34: LCD Boost Circuit

#### **Connecting I2C EEPROMs**



### **DATA SHEET**

**APRIL 2016** 

I2C EEPROMs or other I2C compatible devices should be connected to the DIO pins DIO4 and DIO5, as shown in Figure 35. Pull-up resistors of roughly  $3k\Omega$  to V3P3 should be used for both SCL and SDA signals. The  $DIO\_EEX$  register in I/O RAM must be set to 1 in order to convert the DIO pins DIO4 and DIO5 to I2C pins SCL and SDA.




Figure 35: EEPROM Connection

#### **Connecting 5V Devices**

In general, all pins of the 71M6513 are compatible with external 5V devices. The exceptions are the power supply pins and the RX pin of the UART (see section Electrical Specifications).




Figure 36: Interfacing RX to a 0-5V Signal

Figure 36 shows how a 5V signal from an external device can be safely interfaced to the RX pin.




### **DATA SHEET**

**APRIL 2016** 

#### **Optical Interface**

The pins OPT\_TX and OPT\_RX can be used for a regular serial interface, e.g. by connecting a RS\_232 transceiver, or they can be used to directly operate optical components, e.g. an infrared diode and phototransistor implementing a FLAG interface. Figure 37 shows the basic connections. The OPT\_TX pin becomes active when the I/O RAM register *OPT\_TXDIS* is set to 0.



**Figure 37: Connection for Optical Components** 

#### **Connecting V1 and Reset Pins**

A voltage divider should be used to establish that V1 is in a safe range when the meter is in mission mode (V1 must be lower than 2.9V in all cases in order to keep the hardware watchdog timer enabled). For proper debugging or loading code into the 71M6513 mounted on a PCB, it is necessary to have a provision like the header shown above R1 in Figure 38. A shorting jumper on this header pulls V1 up to V3P3 disabling the hardware watchdog timer.




Figure 38: Voltage Divider for V1

Even though a functional meter will not necessarily need a reset switch, it is useful to have a reset pushbutton for prototyping. When a circuit is used in an EMI environment, the RESETZ pin should be supported by the external components shown in Figure 39.  $R_1$  should be in the range of  $200\Omega$ ,  $R_2$  should be around  $10\Omega$ . The capacitor  $C_1$  should be 1nF.  $R_1$  and  $R_2$  and  $R_3$  should be 1nF.  $R_4$  and  $R_3$  problem,  $R_4$  can be removed.



### **DATA SHEET**

**APRIL 2016** 




Figure 39: External Components for RESETZ

#### Connecting the V3 Pin

The following should be noted when connecting the V3 pin:

- 1) If the V3 pin is unused it should be left floating or terminated to the VREF pin.
- 2) If the V3 pin is used as a comparator input the digital input voltage applied to V3 should be limited to VBIAS ±0.9V.
- 3) If the V3 pin is used either as an auxiliary analog input, and temperature measurements are made and evaluated using the alternate multiplexer cycle, the V3 input voltage range must be restricted to VBIAS ±0.9 V (i.e. 0.6 V to 2.4 V). Otherwise, the TEMP or V3 measurement could be inaccurate. This precaution is particularly important for customers who are using the TEMP samples for temperature compensation, especially with the 71M6513H devices.

#### **Connecting a Battery**

Many meter manufacturers assemble the meter PCB with the 71M6513 IC and the other electronic components first and then join the meter PCB with the meter enclosure, sensors and other main components separately at a later production step. Typically, programming, final test (ATE), and calibration are performed after this second step.

The following production sequence is strongly recommended:

- During PCB assembly, when adding/inserting the battery, the board supply voltage (V3P3A, V3P3D) should be active (i.e. at 3.3 VDC), which can be achieved by briefly connecting the battery to V3P3A/V3P3D through a jumper wire. After the battery is inserted with the board power active, the jumper wire should be removed.
- 2) The battery should then remain connected through factory test (ATE), time on the shelf and shipment.

In cases where it is not feasible to power V3P3A/V3P3D while inserting the battery, it is recommended to isolate the battery in its holder using a removable piece of Kapton tape or other isolating material. This isolation should then be removed once the meter is fully powered during the calibration and test process.

Page: 90 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

#### **Flash Programming**

Operational or test code can be programmed into the flash memory using either an in-circuit emulator or the Flash Download Board Module (FDBM) available from Teridian. The flash programming procedure uses the E\_RTS, E\_RXTX, and E\_TCLK pins.

#### **MPU Firmware Library**

All application-specific MPU functions mentioned above under "Application Information" are available from Teridian as a standard ANSI C library and as ANSI "C" source code. The code is available as part of the Demonstration Kit for the 71M6513 and 71M6513H ICs. The Demonstration Kits come with the 71M6513 or 71M6513H IC preprogrammed with demo firmware mounted on a functional sample meter PCB (Demo Board). The Demo Boards allow for quick and efficient evaluation of the IC without having to write firmware or having to supply an in-circuit emulator (ICE).

A reference guide for firmware development on the 71M6513 and 71M6513H is available as a separate document (Software User's Guide, "SUG"). The User's Manuals supplied with the Demo Kits contain MPU address maps for the demo code as well as other useful information, such as sample calibration procedures.

© 2016 Silergy Corp Page: 91 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **SPECIFICATIONS**

#### **Electrical Specifications**

#### **ABSOLUTE MAXIMUM RATINGS**

Supplies and Ground Pins:	
V3P3D, V3P3A	-0.5V to 4.6V
V3P3D - V3P3A	0V to 0.5V
VLCD	-0.5V to 7V
VBAT	-0.5V to 4.6V
GNDD	-0.5V to +0.5V
Analog Output Pins:	
VREF, VBIAS	-1mA to 1mA, -0.5 to V3P3A+0.5V
V2P5	-1mA to 1mA, -0.5V to 3.0V
Analog Input Pins:	
IA, VA, IB, VB, IC, VC, V2, V3	-0.5V to V3P3A+0.5V
XIN, XOUT	-0.5V to 3.0V
RX	-0.5V to 3.6V
OPT_RX	-1mA to 1mA -0.5 to V3P3A+0.5V
Digital Input Pins:	
DIO0-21, E_RXTX, E_RST, E_ISYNC/BRKRQ	-0.5 to 6V
TEST, RESETZ	-0.5 to V3P3D+0.5V
All Other Pins:	·
Input pins	-5mA to 5mA -0.5V to V3P3D+0.5V
Output pins	-30mA to 30mA -0.5 to V3P3D+0.5V
Temperature:	·
Operating junction temperature (peak, 100ms)	140 °C
Operating junction temperature (continuous)	125 °C
Storage temperature	–45 °C to 165 °C
Solder temperature – 10 second duration	250 °C
ESD Stress:	
Pins IA, VA, IB, VB, IC, VC, RX, TX, E_RST, E_TCLK, E_RXTX, E_TBUS[n]	4kV
All other pins	2kV

Stresses beyond Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GNDA.

Page: 92 of 106 © 2016 Silergy Corp



### **DATA SHEET**

APRIL 2016

#### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT	
3.3V Supply Voltage (V3P3A, V3P3D) †	Normal Operation	3.0	3.3	3.6	V	
	Battery Backup	0		3.45	V	
VLCD		2.9		5.5	V	
VPAT	No Battery	Exte	Externally Connect to V3P3D			
VBAT	Battery Backup	2.0		3.8	V	
Operating Temperature		-40		85	۰C	

<sup>†</sup>V3P3A and V3P3D should be shorted together on the circuit board. GNDA and GNDD should also be shorted on the circuit board.

#### **LOGIC LEVELS**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Digital high-level input voltage, V <sub>IH</sub>		2		V3P3D	V
Digital low-level input voltage, V <sub>IL</sub>		-0.3		0.8	V
Digital high-level output voltage Vон	I <sub>LOAD</sub> = 1mA	V3P3D -0.4		V3P3D	V
	I <sub>LOAD</sub> = 15mA	V3P3D- 0.6 <sup>1</sup>			V
Digital low-level output voltage Vo∟	I <sub>LOAD</sub> = 1mA	0		0.4	V
	I <sub>LOAD</sub> = 15mA			0.81	V
Input pull-up current, IIL RESETZ E_RXTX, E_ISYNC/BRK RQ E_RST Other digital inputs	VIN=0V	10 10 -1		100 100 1	Ац Ац Ац
Input pull down current, Іін TEST Other digital inputs	VIN=V3P3D	10 -1		100 1	μΑ μΑ

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not production tested.

© 2016 Silergy Corp Page: 93 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **SUPPLY CURRENT**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
V3P3A + V3P3D + VLCD current	Normal Operation, V3P3A=V3P3D=VLCD=3.3V		6.4	9.5	mA
V3P3A current			3.7	4.3	mA
V3P3D current	CKMPU=614kHz		2.5	4.8	mA
VLCD current	VBAT=3.6V		0.2	0.4	mA
VBAT current	No flash memory write	-300		300	nA
V3P3D current	Normal Operation, V3P3A=V3P3D=VLCD=3.3V VBAT=3.6V, no flash memory write CKMPU=1,228kHz CKMPU=2,456kHz CKMPU=4,912kHz		2.9 3.6 5.1		mA mA mA
V3P3A + V3P3D current	Power save/sleep mode V3P3A=V3P3D=VLCD=3.3V, CE, ADC, E_TCLK, VREF disabled CKMPU=153.5kHz CKMPU=38.4kHz		6 4.9	7	mA mA
V3P3D current, Write Flash	Normal Operation as above, except write Flash at maximum rate.		7		mA
VBAT current,	Battery backup, ≤25°C V3P3A=V3P3D=VLCD=0V		2	4	μΑ
VBAT=3.6V	fosc = 32kHz <b>85°C</b>		41	12 <sup>1</sup>	μA

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not production tested.

#### 2.5V VOLTAGE REGULATOR

Unless otherwise specified, load = 5mA

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Voltage overhead V3P3-V2P5	Reduce V3P3 until V2P5 drops 200mV			440	mV
PSSR Δ <b>V2P5/ΔV3P3</b>	RESETZ=1, iload=0	-3		+3	mV/V

Page: 94 of 106 © 2016 Silergy Corp



### **DATA SHEET**

APRIL 2016

#### **VREF, VBIAS**

Unless otherwise specified, VREF\_DIS=0

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
VREF output voltage, VNOM(25)	Ta = 22°C	1.193	1.195	1.197	V
VREF chop step				40	mV
VREF output impedance	$VREF\_CAL = 1$ , ILOAD = $10\mu$ A, $-10\mu$ A			2.5	kΩ
VNOM definition <sup>A</sup>	VNOM(T) = VREF(22) + (T-	-22)TC1 + (	T–22) <sup>2</sup> TC2	2	V
If TRIMB	GA and TRIMBGB available (	(6513H)			
VREF temperature coefficients TC1 (linear) TC2 (quadratic) TRIMBGA, TRIMBGB, TRIMM[2:0]: See TRIMSEL, TRIM registers	$x(33-0.28y) + 0.33y + 7.9$ $x(0.02-0.0002y) - 0.46$ where x = 0.1TRIMBGB - 0.14(TRIMM[2:0]+0.5), $y = \frac{TEMP\_NOM}{2} - 500TRIM\_BGA - 370000$ $y = 0.00000000000000000000000000000000000$				
$\frac{\textit{VREF(T)} \text{ deviation from VNOM(T)}}{\textit{VREF}(T) - \textit{VNOM}(T)} \frac{10^6}{\max( T - 22 , 40)}$ If <i>TRIMBO</i>	FA and TRIMBGB not availab	-10 le ( <b>6513</b> )		10	ppm/ºC
VREF temperature coefficients TC1 (linear) TC2 (quadratic)	71 und 1701/12 OD Hot uvullab	(66.16)	7.0 -0.341	I	μV/ºC μV/°C²
$\frac{\textit{VREF(T)} \text{ deviation from VNOM(T)}}{\textit{VREF}(T) - \textit{VNOM}(T)} \frac{10^6}{\max(\mid T - 22 \mid, 40)}$	Ta = -40°C to +85°C	-40 <sup>1</sup>		+40 <sup>1</sup>	ppm/ºC
VREF aging	Ta = 25°C		±25		ppm/ year
VBIAS output voltage	Ta = 25°C Ta = -40°C to 85°C	(-1%) (-2%) <sup>1</sup>	1.5 1.5 <sup>1</sup>	(+1%) (+2%) <sup>1</sup>	V
VBIAS output impedance	ILOAD = 1mA, -1mA		240	500	Ω

<sup>&</sup>lt;sup>A</sup> This relationship describes the nominal behavior of VREF at different temperatures.

#### **CRYSTAL OSCILLATOR**

Crystal is disconnected. Test load is series 200pF,  $100k\Omega$  connected between DGND and XOUT.

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Maximum Output Power to Crystal <sup>4</sup>	Crystal connected			1	μW
Xin to Xout Capacitance <sup>1</sup>			3		pF
Capacitance to DGND <sup>1</sup>					
Xin			5		pF
Xout			5		pF
Watchdog RTC_OK threshold				25	kHz

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not production tested.



### **DATA SHEET**

APRIL 2016

#### ADC CONVERTER, VDD REFERENCED

 $FIR\_LEN=0$ ,  $VREF\_DIS=0$ , VDDREFZ=0

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Recommended Input Range (Vin- <b>V3P3A</b> )		-250		250	mV peak
Voltage to Current Crosstalk:	Vin = 200mV peak, 65Hz, on VA, VB, or VC				
$\frac{10^6 * V crosstalk}{V in} \cos(\angle V in - \angle V crosstalk)$	Vcrosstalk = largest measurement on IA, IB, or IC	-10 <sup>1</sup>		10 <sup>1</sup>	μV/V
THD (First 10 harmonics)	Vin=65Hz,		7.5		1
250mV- peak 20mV- peak	64kpts FFT, Blackman- Harris window		-75 -90		dB dB
Input Impedance	Vin=65Hz	40		90	kΩ
Temperature coefficient of Input Impedance	Vin=65Hz		1.7		Ω/°C
LSB size	FIR_LEN=0		355		nV/LSB
Digital Full Scale			<u>+</u> 884736		LSB
ADC Gain Error vs %Power Supply Variation $\frac{10^6  \Delta Nout_{PK}  357 nV  / V_{IN}}{100  \Delta V  3P3A / 3.3}$	Vin=200mV peak, 65Hz V3P3A=3.0V, 3.6V			50	ppm/%
Input Offset (Vin-V3P3A)		-10		10	mV

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not production tested.

#### **OPTICAL INTERFACE**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
OPT_TX VOH (V3P3D-OPT_TX)	ISOURCE=1mA			0.4	V
OPT_TX Vol	ISINK=20mA			0.7	V
OPT_RX Vin Threshold (VinrISING+VinFALLING)/2		200	250	300	mV
OPT_RX Vin Hysteresis (VinrISING-VinFALLING)		5		30	mV
OPT_RX input impedance	Vin ≤300mV	1			ΜΩ

#### **TEMPERATURE SENSOR**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Nominal Sensitivity (S <sub>n</sub> ) <sup>2</sup>	TA=25°C, TA=75°C		-900		LSB/ºC
Nominal Offset (N <sub>n</sub> ) <sup>2</sup>	Nominal relationship: N(T)= S <sub>n</sub> *T+N <sub>n</sub>		40000 0		LSB
Temperature Error <sup>1</sup> $ERR = (T - 25) - \frac{(N(T) - N(25))}{S_n}$	$TA = -40^{\circ}C \text{ to } +85^{\circ}C$	-3 <sup>1</sup>		3 <sup>1</sup>	°C

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not production tested.

Page: 96 of 106 © 2016 Silergy Corp

<sup>&</sup>lt;sup>2</sup> This parameter defines a nominal relationship rather than a measured parameter. Correct circuit operation is verified with other specs that use this nominal relationship as a reference.



### **DATA SHEET**

**APRIL 2016** 

#### **LCD BOOST**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
VDRV Frequency			OSC/2		Hz
VDRV Sink Current	Vol=1.5V	1.2		2.75	mA
VDRV Source Current	Voh=1.5V	1.2		2.6	mA
VLCD Target Voltage		4.5		5.5	V
VLCD Input Current	VLCD=5.0V, <i>LCD_FS</i> =1F, <i>LCD_MODE</i> =0,1,2,3 <i>LCD_BSTEN</i> =1			450	μΑ

#### **LCD DRIVERS**

Applies to all COM and SEG pins. Unless otherwise stated, VLCD=5.0V, LCD\_FS=1F

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
VLC0 Max Voltage (LCD_FS =1F)	With respect to VLCD	-0.2		0	V
VLC0 Min Voltage (LCD_FS =00)	With respect to VLCD*0.7	-0.2		0.2	V
VLC1 Voltage, 1/3 bias ½ bias	With respect to 2*VLCD/3 With respect to VLCD/2	-10 -10		+10 +10	% %
VLC0 Voltage, 1/3 bias ½ bias	With respect to VLCD/3 With respect to VLCD/2	-15 -10		+15 +10	% %
Output Impedance	ΔILOAD=10μA			30	kΩ

#### **RTC**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Range for date		2000	-	2255	year

#### **RESETZ**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Reset pulse width		5			μs
Reset pulse fall time				1 <sup>1</sup>	μs

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not production tested.

© 2016 Silergy Corp Page: 97 of 106



### **DATA SHEET**

**APRIL 2016** 

#### **COMPARATORS**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Offset Voltage					
V1-VBIAS		-20		15	mV
V2-VBIAS		-20		15	mV
V3-VBIAS		-20		15	mV
Hysteresis Current					
V1	Vin = VBIAS - 100mV	0.8		1.2	μΑ
V2	VIII = VBIAS - TOOTIIV	0.8		1.2	μA
V3		0.8		1.2	μΑ
Response Time	+100mV overdrive				
V1		2		15	μs
V2		0.5		50	μs
V3		0.5		50	μs
WD Disable Threshold (V1-V3P3A)		-400		-10	mV

#### **RAM AND FLASH MEMORY**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
CE RAM wait states	CKMPU = 4.9MHz	5			Cycles
CE RAIVI Walt states	CKMPU = 1.25MHz	2			Cycles
Flash write cycles	-40°C to +85°C	20,000			Cycles
Flash data retention	25°C	100			Years
Flash data retention	85°C	10			Years
Flash byte writes between page or mass erase operations				2	Cycles

#### **FLASH MEMORY TIMING**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Write Time per Byte				42	μs
Page Erase (512 bytes)				20	ms
Mass Erase				200	ms

#### **EEPROM INTERFACE**

PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Mrita Clask fraguency	CKMPU=4.9MHz, Using interrupts		78		kHz
Write Clock frequency	CKMPU=4.9MHz, "bit-banging" DIO4/5		150		kHz

Page: 98 of 106 © 2016 Silergy Corp



## **DATA SHEET**

**APRIL 2016** 

#### **Recommended External Components**

NAME	FROM	ТО	FUNCTION	VALUE	UNIT
C1	V3P3A	AGND	Bypass capacitor for 3.3V supply	≥0.1±20%	μF
C2	V3P3D	DGND	Bypass capacitor for 3.3V supply	≥0.1±20%	μF
XTAL	XIN	XOUT	32.768kHz crystal. Electrically similar to ECS ECX-3TA series	32.768	kHz
CXS	XIN	AGND	Load capacitor for crystal (depends on crystal	22±10%	pF
CXL	XOUT	AGND	specs and board parasitics).	22±10%	pF
CV1	V1	AGND	Bypass capacitor for V1	≥0.1±20%	μF
CBIAS	VBIAS	AGND	Bypass capacitor for VBIAS	≥1000±20%	pF
CBST1	VDRV	external	Boost charging capacitor	33±20%	nF
Свѕт2	VLCD	DGND	Boost bypass capacitor	≥0.22±20%	μF
C2P5	V2P5	DGND	Bypass capacitor for V2P5	≥0.1±20%	μF
RTST	TEST	DGND	Resistor for TEST	10kΩ±10%	μF

© 2016 Silergy Corp Page: 99 of 106




### **DATA SHEET**


**APRIL 2016** 

#### **Packaging Information**

#### 100-Pin LQFP PACKAGE OUTLINE (Bottom View)



Top View



Side View


Notes: Controlling dimensions are in mm.

Page: 100 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 





### **DATA SHEET**

**APRIL 2016** 

#### Pin Descriptions Power/Ground Pins

Name	Pin#	Туре	Description
GNDA	76,91	Р	Analog ground: This pin should be connected directly to the analog ground plane.
GNDD	1, 40, 75	Р	Digital ground: This pin should be connected directly to the digital ground plane.
V3P3A	77	Р	Analog power supply: A 3.3V analog power supply should be connected to this pin.
V3P3D	9	Р	Digital power supply: A 3.3V digital power supply should be connected to this pin.
VBAT	72	Р	Battery backup power supply. A battery or super-capacitor is to be connected between VBAT and GNDD. If no battery is used, connect VBAT to V3P3D.
V2P5	73	0	Output of the 2.5V regulator. A 0.1µF capacitor to GNDA should be connected to this pin.
VLCD	96	Р	LCD power supply.
NC	32,33,36, 42,43,44, 47,55,90,95		No Connect

#### **Analog Pins**

Name	Pin #	Type	Circuit	Description
IA IB IC	84 83 82	ı	6	Line Current Sense Inputs: These pins are voltage inputs to the internal A/D converter. Typically, they are connected to the output of a current transformer. <b>Unused pins must be connected to V3P3A.</b>
VA VB VC	80 79 78	I	6	Line Voltage Sense Inputs: These pins are voltage inputs to the internal A/D converter. Typically, they are connected to the output of a resistor divider. <b>Unused pins must be connected to V3P3A.</b>
V1 V2 V3	88 87 86	I	7	Comparator Inputs - voltage inputs to the internal comparator: The voltages applied to these pins are compared to VBIAS. If the voltage is above VBIAS, the corresponding comparator output will be high (1). The outputs are maintained in the <i>COMP_STAT</i> register. A typical application is to sense the voltage on the DC supply using an external resistor divider to scale the power supply voltage to a level that triggers the comparator at the desired voltage drop.  V1: This pin is part of the reset circuitry. It also controls the hardware watchdog timer. A 0.1µF capacitor to GNDA should be connected to this pin.  V2: Comparator input. If unused, this pin must be connected to V3P3A or ground.  V3: Comparator input, also available to the ADC during alternative multiplexer cycles. If not used for measuring or sensing purposes, the V3 pin should either be left unconnected or be connected to the VREF pin. See precautions on page 90.
VBIAS	81	0	9	Reference voltage used by the power fault detection circuit. A 1,000pF capacitor to GND should be connected to this pin.
VREF	85	I/O	9	Voltage Reference for the ADC. A 0.1µF capacitor to GNDA should be connected to this pin.
XIN, XOUT	92 94	I	8	Crystal Inputs: A 32kHz style crystal should be connected across these pins.  Typically, a 22-27pF capacitor is also connected from each pin to GNDA. See crystal manufacturer datasheet for details.
VDRV	7	0	4	Voltage boost output.

Pin types: P = Power, O = Output, I = Input, I/O = Input/Output

The circuit number denotes the equivalent circuit, as specified under "I/O Equivalent Circuits".

Page: 102 of 106 © 2016 Silergy Corp



### **DATA SHEET**

**APRIL 2016** 

**Digital Pins** 

Digital Pins	D: #	<b>T</b>	0!!	Description
Name	Pin #	Туре	Circuit	Description
DIO_3, DIO_2, DIO_1, DIO_0	21 20 19 18	I/O	3, 4	Digital input/output pins 0 through 3. If unused, these DIO pins must be configured as outputs or terminated to V3P3 or ground.
COM3, COM2, COM1, COM0	25 24 23 22	0	5	LCD Common Outputs: These 4 pins provide the select signals for the LCD display.
SEG0SEG2, SEG8SEG23	See pinout	0	5	Dedicated LCD Segment Output.
SEG24/DIO4  SEG41/DIO21	See pinout	I/O	3, 4, 5	Multi-use pins, configurable as either LCD SEG driver or DIO (DIO4 = SCK, DIO5 = SDA when configured as EEPROM I/F, WPULSE = DIO6, VARPULSE = DIO7 when configured as pulse outputs). If unused, these pins must be configured as outputs or terminated to V3P3/ground.
SEG7/MUX_SYNC	37	0	4, 5	Multi-use-pin LCD Segment Output/ MUX_SYNC is output for Synchronous serial interface
SEG6/SRDY	35	I/O	2, 5	Multi-use-pin, LCD Segment Outputs/ SRDY input for Synchronous serial interface. If unused, this pin must be terminated to ground.
SEG5/SFR	11	0	4, 5	Multi-use-pin, LCD Segment Output/ SFR output for SSI.
SEG4/SDATA	10	0	4, 5	Multi-use-pin, LCD Segment Output/ SDATA output for SSI.
SEG3/SCLK	6	0	4, 5	Multi-use-pin, LCD Segment Output/ SCLK output for SSI.
RESETZ	74	I	1	This pin is used to reset the chip into a known state. For normal operation, this pin is set to 1. To reset the chip, this pin is driven to 0. This pin has an internal 30µA (nominal) current source pull-up but no Schmitt-trigger circuitry. The minimum width of the pulse is 5µs. A 0.1µF capacitor to GNDA should be connected to this pin. Since the chip resets itself at power-up, no other external reset circuitry is required.
RX	71	I	3	UART input. The voltage applied at this input must be below 3.6V. If unused, the RX pin must be terminated to V3P3 or ground.
TX	5	0	4	UART output.
OPT_RX	89	I	7	Optical Receive Input: This pin receives a signal from an external photo- detector used in an IR serial interface. If unused, the OPT_RX pin must be terminated to V3P3 or ground.
OPT_TX	3	0	4	Optical LED Transmit Output: This pin is designed to directly drive an LED for transmitting data in an IR serial interface. Can be tristated with OPT_TXDIS to be multiplexed with other DIO pins.
CKTEST	8	0	4	Clock PLL output. Can be enabled and disabled by CKOUT_EN.
TMUXOUT	4	0	4	Digital output test multiplexer. Controlled by TMUX[3:0].
E_RXTX	2	I/O	1, 4	Emulator serial data.
E_TBUS[3] E_TBUS[2] E_TBUS[1] E_TBUS[0]	12 13 14 15	0	4	Emulator trace bus. These pins have internal pull-up resistors.
E_ISYNC/BRKRQ	29	I/O	1, 4	Emulator handshake. This pin has an internal pull-up resistor.
E_TCLK	100	0	4	Emulator clock. This pin has an internal pull-up resistor.
E_RST	97	I/O	1, 4	Emulator reset. This pin has an internal pull-up resistor.
TEST	93	I	7	For Teridian internal use. Must be connected to GNDD via a $10k\Omega$ resistor.

Pin types: P = Power, O = Output, I = Input, I/O = Input/Output


The circuit number denotes the equivalent circuit, as specified under "I/O Equivalent Circuits".



### **DATA SHEET**


**APRIL 2016** 

#### I/O Equivalent Circuits:




### Digital Input Equivalent Circuit

Type 1: Standard Digital Input or pin configured as DIO Input with Internal Pull-Up




Digital Input
Type 2:


Pin configured as DIO Input with Internal Pull-Down




Digital Input Type 3: Standard Digital Input or pin configured as DIO Input




<u>Digital Output Equivalent Circuit</u>
<u>Type 4:</u>
Standard Digital Output or pin configured as DIO Output




LCD Output Equivalent Circuit
Type 5:
LCD SEG or
pin configured as LCD SEG




Analog Input Equivalent Circuit
Type 6:
ADC Input



Comparator Input Equivalent
Circuit Type 7:
Comparator Input




Oscillator Equivalent Circuit
Type 8:
Oscillator I/O



VREF Equivalent Circuit


Type 9:

VREF




V2P5 Equivalent Circuit
Type 10:

V2P5



VLCD Equivalent Circuit
Type 11:
VLCD Power



VBAT Equivalent Circuit
Type 12:
VBAT Power



### **DATA SHEET**

**APRIL 2016** 

#### **ORDERING INFORMATION**

PART DESCRIPTION	ORDERING NUMBER	PACKAGE MARKING
<b>71M6513</b> 100-pin lead-free LQFP, 0.5% accuracy	71M6513-IGT/F	71M6513-IGT
<b>71M6513</b> 100-pin lead-free LQFP, 0.5% accuracy, T&R	71M6513-IGTR/F	71M6513-IGT
<b>71M6513H</b> 100-pin lead-free LQFP, 0.1% accuracy	71M6513H-IGT/F	71M6513H-IGT
<b>71M6513H</b> 100-pin lead-free LQFP, 0.1% accuracy, T&R	71M6513H-IGTR/F	71M6513H-IGT

### **Revision History**

Revision	Date	Description
2.0	11/23/2005	Initial release
2.1	11/30/2005	Updated Electrical Specification (TC1/TC2, fuse descriptions)
2.2	4/17/2006	Improved MPU register (SFR) description. Added information in Electrical Specifications (ADC resolution 355nV/LSB with FIR_LEN=0, formula for temperature coefficients, 38 kHz MPU clock, VREF aging information, current consumption in low-power mode, removed note on ADC count [3.589,461 * 600 * 7.8E-9 = 169V]). Improved CE description (added X to pulse rate formula, TEMP_NOM default value, APULSER and APULSEW update by MPU, relation between ADC cycles and MUX_DIV. Added notes and clarifications on flash write operations. Added information in Applications section on connection of V3, crystal frequency variations and frequency measurement. Improved figures 4 and 5. Added caution notes for timing required for SW WDT and for conditions blocking interrupt processing. Added note in pin descriptions on connection of V3.
2.3	3/14/2007	Added I/O Equivalent Circuits and interrupt structure diagram. Added note in CE Section stating that CE STATUS word must be read right after the CE_BUSY interrupt. Deleted FLSH_TMR from list of pins in Logic Levels. Updated Table 51 (DIO pins) and Figure 11. Changed capacitor value for XIN/XOUT in Pin Descriptions and in Recommended External Components. Added items in Electrical Specification (temperature range for maximum write cycles, flash retention time for +85°C, maximum number of writes in between flash erase operations). Added note in Pin Descriptions on external reset circuitry. Added cautionary notes for <i>ECK_DIS</i> and <i>SECURE</i> bits. Added requirements for termination in pin tables for DIO_0-DIO_3, DIO/SEG, RX, OPT_RX pins. Added explanation of SRDY polarity.

© 2016 Silergy Corp Page: 105 of 106



### **DATA SHEET**

APRIL 2016

#### **Revision History (Continued)**

Revision	Date	Description
2.4	8/17/2007	Removed all references to ROM versions. Removed reference to 3 <sup>rd</sup> UART in "Hardware Overview" using bit-bang technique. Added note stating that "bit-banging" of DIO4/5 is discouraged. Added "A 1,000pF capacitor to GND should be connected to this pin" for VBIAS in Analog Pin Descriptions. Added precaution regarding I/O RAM locations affected by flash write under "Flash Memory". Added remark in "MPU/CE Communication" on inaccuracy of accumulation interval as compared to RTC. Modified CE Interface description. Changed in Electrical Specifications: TC1 to +7.0 (VREF section), recommended capacitor values for XIN/XOUT and crystal type. Corrected diagram for Rogowski coil (Figure 30). Fixed Table 56.
2.5	8/12/2008	Updated package information from IEL (exposed pad LQFP) to IGT/F package type (title page, package drawing, and ordering information). Updated Teridian street address information. Updated explanation for <i>V3SQSUM</i> register in CE Interface Description.  Added revision history table to replace separate revision notes.
2.6	12/10	Changed information on Wh accuracy on title page. Added section on delay compensation in CE Description. Corrected UART description in MPU section. Added cautionary note in CE Program and Environment section stating that operating CE code with environmental settings other than those specified in the data sheet will lead to unpredictable results. Deleted graphs showing typical performance over temperature. Added crystal oscillator information in Application Information section. Added note in Applications section stating that high source impedance sensor circuits should be avoided.  Clarified "guaranteed by design" and "tested in production" information in Electrical Specifications section.  Changed font for all SFR and I/O RAM register variables to <i>Times New Roman Italic</i> .  Corrected various typos.
3	9/11	<ul> <li>Added the following:</li> <li>Changed "50ppm/°C" to "40ppm/°C" (page 1). Explanation of scaling factors applied to PPMC and PPMC2 (page 73).</li> <li>Explanation of error bands for temperature compensation (page 82).</li> <li>Precautionary notes regarding the voltage range of the V3 pin (page 90).</li> <li>Precautionary notes for connecting a battery (page 90).</li> </ul>
4	4/16	Rebrand only

Copyright © 2016 Silergy Corp Proprietary information. For Silergy customer use only. Unauthorized distribution or duplication prohibited. Silergy cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Silergy product. No circuit patent licenses are implied. Silergy reserves the right to change the circuitry and specifications without notice at any time. Typical parametric values provided in this data sheet are for guidance only and are not guaranteed.