
A6821

DABiC-5 8-Bit Serial Input Latched Sink Drivers



A merged combination of bipolar and MOS technology gives these devices an interface flexibility beyond the reach of standard logic buffers and power driver arrays. Typical applications include driving multiplexed LED displays or incandescent lamps.

The A6821 has an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers.

The CMOS inputs are compatible with standard CMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

The A6821SA is furnished in a standard 16-pin plastic DIP. The A6821EA is a 16-pin plastic DIP, capable of operation from -40°C to +85°C. The A6821SLW is a 16-lead wide-body SOIC, for surface-mount applications. These devices are lead (Pb) free, with 100% matte tin plated leadframes.

FEATURES

- 3.3 V to 5 V logic supply range
- Power on reset (POR)
- To 10 MHz data input rate
- CMOS, TTL compatible
- -40°C operation available

Low-power CMOS logic and latches High-voltage current-sink outputs

noise immunity

Internal pull-up/pull down resistors

Schmitt trigger inputs for improved

APPLICATIONS


- Multiplexed LED displays
- Incandescent lamps



Use the following complete part numbers when ordering:


	1	6
Part Number	Package	Ambient
A6821SA-T	16-pin DIP	-20°C to +85°C
A6821EA-T	16-pin DIP	-40°C to +85°C
A6821SLW-T	16-pin wide body SOIC	-20°C to +85°C






Functional Block Diagram

Typical Input Circuits



Typical Output Driver





www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

			V _{dd} = 3.3 V		<u>۱</u>				
Characteristic	Symbol	Test Conditions	Min.	Min. Typ. M		Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	V _{OUT} = 50 V	-	_	10	-	-	10	μA
		I _{OUT} = 100 mA	-	-	1.1	-	-	1.1	V
Collector–Emitter Saturation	V _{CE(SAT)}	I _{OUT} = 200 mA	-	-	1.3	-	-	1.3	V
Voltage		I _{OUT} = 350 mA	-	-	1.6	-	-	1.6	V
Input Voltage	V _{IN(1)}		2.2	-	-	3.3	-	-	V
input voltage	V _{IN(0)}		-	-	1.1	-	-	1.7	V
Input Resistance	R _{IN}		50	-	-	50	_	-	kΩ
Serial Data Output Voltage	V _{OUT(1)}	I _{OUT} = -200 μA	2.8	3.05	-	4.5	4.75	-	V
Serial Data Output Voltage	V _{OUT(0)}	I _{OUT} = 200 μA	-	0.15	0.3	-	0.15	0.3	V
Maximum Clock Frequency ²	f _c		10	-	-	10	-	-	MHz
	I _{DD(1)}	One output on, OE = L, ST = H	-	-	2.0	-	-	2.0	mA
Logic Supply Current	I _{DD(0)}	All outputs off, OE = H, ST = H, P1 through P8 = L	-	_	100	-	-	100	μA
Output Enable-to-Output Delay	t _{dis(BQ)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs
Output Enable-to-Output Delay	t _{en(BQ)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs
Strobe-to-Output Delay	t _{p(STH-QL)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs
Stibbe-to-Output Delay	t _{p(STH-QH)}	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs
Output Fall Time	t _f	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs
Output Rise Time	t _r	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	-	1.0	-	-	1.0	μs
Clock-to-Serial Data Out Delay	t _{p(CH-SQX)}	I _{OUT} = ±200 μA	-	50	-	-	50	-	ns

ELECTRICAL CHARACTERISTICS¹ Unless otherwise noted: $T_A = 25^{\circ}C$, logic supply operating voltage $V_{dd} = 3.0 \text{ V to } 5.5 \text{ V}$

¹Positive (negative) current is defined as conventional current going into (coming out of) the specified device pin. ²Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.

Truth Table

Serial		Shif	ft Re	giste	r Co	ontents	Serial		L	.atch	Con	tents	S	Output	Output Contents
Data Input	Clock Input	I ₁	I ₂	I ₃		I ₈	Data Output	Strobe Input	I ₁	I ₂	I ₃		I ₈	Enable Input	I ₁ I ₂ I ₃ I ₈
н	Г	Н	R ₁	R_2		R ₇	R ₇								
L	Г	L	R_1	R_2		R ₇	R ₇								
Х	L	R ₁	R_2	R_3		R ₈	R ₈								
		Х	Х	Х		Х	Х	L	R ₁	R_2	R_3		R ₈		
		P ₁	P_2	P_3		P ₈	P ₈	Н	P ₁	P_2	P_3		P ₈	L	$P_1 P_2 P_3 P_8$
									Х	Х	Х		Х	Н	ннн…н

L = Low Logic Level


H = High Logic Level

R = Previous State OE = Output Enable

X = Irrelevant P = Present State







NOTE: Timing is representative of a 10 MHz clock. Higher speeds may be attainable; operation at high temperatures will reduce the specified maximum clock frequency.

Powering-on with the inputs in the low state ensures that the registers and latches power-on in the low state (POR).

Serial Data present at the input is transferred to the shift register on the logical 0 to logical 1 transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUT-PUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (OFF). The information stored in the latches or shift register is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.



A6821 Data Sheet

DABiC-5 8-Bit Serial Input Latched Sink Drivers

Number of	Ambient Temperature					
Outputs ON	25°C	40°C	50°C	60°C	70°C	
A6821SA/A6821EA						
8	90%	79%	72%	65%	57%	
7	100%	90%	82%	74%	65%	
6	100%	100%	96%	86%	76%	
5	100%	100%	100%	100%	91%	
4	100%	100%	100%	100%	100%	
3	100%	100%	100%	100%	100%	
2	100%	100%	100%	100%	100%	
1	100%	100%	100%	100%	100%	
A6821SLW						
8	67%	59%	54%	49%	43%	
7	77%	68%	62%	56%	49%	
6	90%	79%	72%	65%	57%	
5	100%	95%	86%	78%	68%	
4	100%	100%	100%	98%	86%	
3	100%	100%	100%	100%	100%	
2	100%	100%	100%	100%	100%	
1	100%	100%	100%	100%	100%	


Maximum Allowable Duty Cycle, I_{OUT} = 200 mA, V_{DD} = 5 V

Terminal List Table


Name	Description	Pin
CLK	Clock	1
	Serial Data In	2
	Logic Ground*	3
VDD	Logic Supply	4
	Serial Data Out	5
ST	Strobe	6
ŌĒ	Output Enable (active low)	7
SUB	Power Ground*	8
OUT ₈	Serial Data Output	9
OUT ₇	Serial Data Output	10
OUT ₆	Serial Data Output	11
OUT ₅	Serial Data Output	12
OUT ₄	Serial Data Output	13
OUT ₃	Serial Data Output	14
OUT ₂	Serial Data Output	15
OUT ₁	Serial Data Output	16


* There is an indeterminate resistance between logic ground and power ground. For proper operation, these terminals must be externally connected together.





Package A








www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

Package A 16-pin DIP

Dimensions in Inches (controlling dimensions)



NOTES: 1. Lead thickness is measured at seating plane or below.


2. Lead spacing tolerance is non-cumulative.

3. Exact body and lead configuration at vendor's option within limits shown.



www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

Package LW 16-pin Wide Body SOIC



NOTES: 1. Lead spacing tolerance is non-cumulative.

2. Exact body and lead configuration at vendor's option within limits shown.



www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copyright©2004, 2005 AllegroMicrosystems, Inc.



www.allegromicro.com 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000