February 1999

National Semiconductor

54LVXC3245 8-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE[®] Outputs

General Description

The LVXC3245 is a 24-pin dual-supply, 8-bit configurable voltage interface transceiver suited for real time configurable I/O applications. The V_{CCA} pin accepts a 3V supply level. The A port is a dedicated 3V port. The V_{CCB} pin accepts a 3V-to-5V supply level. The B port is configured to track the V_{CCB} supply level respectively. A 5V level on the V_{CC} pin will configure the I/O pins at a 5V level and a 3V V_{CC} will configure the I/O pins at a 3V level. This device will allow the V_{CCB} voltage source pin and I/O pins on the B port to float when \overline{OE} is HIGH. This feature is necessary to buffer data to and from sockets that require live insertion and removal during normal operation.


Features

- Bidirectional interface between 3V and 3V-to-5V buses
- Control inputs compatible with TTL level
- Outputs source/sink up to 24 mA
- Available in Cerpack and CDIP package
- Implements patented EMI reduction circuitry
- Flexible V_{CCB} operating range
- Allows B port and V_{CCB} to float simultaneously when OE is HIGH
- Functionally compatible with the 54 series 245
- Standard Microcircuit Drawing (SMD) 5962-9861901

Ordering Code

Order Number	Package Number	Package Description
54LVXC3245W-QML	W24A	24-Lead (0.300" Wide) Ceramic Flatpack
54LVXC3245J-QML	J24F	24-Lead Ceramic Dual-in-line

Logic Symbol



Pin Descriptions

Pin Names	Description			
ŌĒ	Output Enable Input			
T/R	Transmit/Receive Input			
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs			
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs			


TRI-STATE® is a registered trademark of National Semiconductor Corporation

Connection Diagram



54LVXC3245 8-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE Outputs

© 1999 National Semiconductor Corporation DS101032



www.national.com

•

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CCA} , V _{CCB})	-0.5V to +7.0V
DC Input Voltage (V _I) @ \overline{OE} , T/ \overline{R}	–0.5V to $V_{\rm CCA}$ +0.5V
DC Input/Output Voltage (VI/O)	
@ A _n	–0.5V to $V_{\rm CCA}$ +0.5V
@ B _n	–0.5V to V _{CCB} +0.5V
DC Input Diode Curr. (IIK) @ OE,	
T/R	±20 mA
DC Output Diode (I _{OK})Current	±50 mA
DC Output Source or Sink Current	
(I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	±50 mA
and Max Current	±200 mA
Storage Temperature Range (T _{STG})	–65°C to +150°C

DC Electrical Characteristics

Recommended Operating Conditions (Note 2)

2.7V to 3.6V
3.0V to 5.5V
0V to V _{CCA}
0V to V _{CCA}
0V to V _{CCB}
–55°C to +125°C
8 ns/V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The A port unused pins (inputs or I/Os) must be held HIGH or LOW. They may not float.

Symbol	Paramet	er	V _{cca} (V)	V _{ссв} (V)	T _A = -55°C to +125°C Guaranteed Limits	Units	Conditions	
V _{IHA}	Minimum High	A _n ,	2.7	3.0	2.0	V	V _{OUT} ≤ 0.1V	
	Level Input	OE	3.0	3.6	2.0		or	
	Voltage	T/R	3.6	5.5	2.0		≥V _{CC} – 0.1V	
V _{IHB}		B _n	2.7	3.0	2.0			
			3.0	3.6	2.0			
			3.6	5.5	3.85			
V _{ILA}	Maximum Low	A _n ,	2.7	3.0	0.8	V	V _{OUT} ≤ 0.1V	
	Level Input	ŌĒ	3.0	3.6	0.8		or	
	Voltage	T/R	3.6	5.5	0.8		≥V _{CC} – 0.1V	
V _{ILB}		B _n	2.7	3.0	0.8			
			3.0	3.6	0.8			
			3.6	5.5	1.65			
V _{OHA}	Minimum High Lev	/el	2.7	3.0	2.6	V	I _{он} = –100 µА	
	Output Voltage		3.6	5.5	3.5		I _{он} = –100 µА	
			2.7	3.0	2.2		I _{он} = –12 mA	
			3.0	3.0	2.4		I _{он} = –12 mA	
			3.0	3.0	2.2		I _{он} = –24 mA	
V _{OHB}]		2.7	3.0	2.9	V	I _{он} = –100 µА	
			3.6	5.5	5.4		I _{он} = –100 µА	
			2.7	3.0	2.4		I _{он} = –12 mA	
			3.0	3.0	2.2		I _{он} = –24 mA	
			3.0	4.5	3.7		I _{он} = –24 mA	

Symbol	Parame	eter	V _{CCA} (V)	V _{ссв} (V) -	T _A = -55°C to +125°C Guaranteed Limits	Units	Conditions
V _{ola}	Maximum Low Le	evel	2.7	3.0	0.1	V	I _{OL} = 100 μA
	Output Voltage		3.6	5.5	0.1		I _{OL} = 100 μA
			2.7	3.0	0.3		I _{OL} = 12 mA
			3.0	3.0	0.3		I _{OL} = 12 mA
			3.0	3.0	0.4		I _{OL} = 24 mA
/ _{OLB}	1		2.7	3.0	0.1	V	I _{OL} = 100 μA
			3.6	5.5	0.1		I _{OL} = 100 μA
			2.7	3.0	0.3		I _{OL} = 12 mA
			3.0	3.0	0.4		I _{OL} = 24 mA
			3.0	4.5	0.4		I _{OL} = 24 mA
IN	Maximum Input		3.6	3.6	±1.0	μA	$V_{I} = V_{CCA}, GND$
	Leakage Current	@	3.6	5.5	±1.0		
OZA	Maximum 3-STA	TE	3.6	3.6	±5.0	μA	$V_{I} = V_{IL}, V_{IH},$
02A	Output Leakage		3.6	5.5	±5.0	·	$\overline{OE} = V_{CCA}$
	@ A _n						$V_{O} = V_{CCA}, GND$
оzв	Maximum 3-STA	TE	3.6	3.6	±5.0	μA	$V_{I} = V_{IL}, V_{IH},$
02B	Output Leakage		3.6	5.5	±5.0		$\overline{OE} = V_{CCA}$
	@ B _n						$V_{O} = V_{CCB}, GND$
۵l _{cc}	Maximum	Bn	3.6	5.5	1.5	mA	$V_{I} = V_{CCB} - 2.1V$
	I _{CC} /Input	All Inputs	3.6	3.6	0.5		$V_{I} = V_{CC} - 0.6V$
CCA1	Quiescent V _{CCA}						$A_n = V_{CCA}$ or GND
	Supply Current		3.6	Open	10	μA	$B_n = Open, \overline{OE} = V_{CCA},$
	as B Port Floats						$T/\overline{R} = V_{CCA}, V_{CCB} = Ope$
CCA2	Quiescent V _{CCA}		3.6	3.6	10	μA	$A_n = V_{CCA}$ or GND,
	Supply Current		3.6	5.5	10		$B_n = V_{CCB}$ or GND,
							\overline{OE} = GND, T/ \overline{R} = GND
ССВ	Quiescent V _{CCB}		3.6	3.6	10	μΑ	$A_n = V_{CCA}$ or GND,
	Supply Current		3.6	5.5	40		$B_n = V_{CCB}$ or GND, $\overline{OE} = GND$, $T/\overline{R} = V_{CCA}$
/ _{OLPA}	Quiet Output		3.3	3.3	1.0	V	(Note 3)
	Maximum Dynam	ic	3.3	5.0	1.1		
/ _{OLPB}	V _{OL}		3.3	3.3	0.9	V	(Note 3)
			3.3	5.0	1.6		
/ _{OLVA}	Quiet Output		3.3	3.3	-0.7	V	(Note 3)
	Minimum Dynam	ic	3.3	5.0	-0.8		
V _{OLVB}	V _{OL}		3.3	3.3	-0.6	V	(Note 3)
			3.3	5.0	-1.1		

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to V_{CC} level; one output at GND.

Note 4: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to V_{CC} level. Input-under-test switching: V_{CC} level to threshold (V_{IHD}), 0V to threshold (V_{ILD}), f = 1 MHz.

· ·

Symbol		C _L =	C to +125°C 50 pF	T _A = -55°C C _L =	Units	
	Parameter		2.7V–3.6V	V _{CCA} = 2		
-,		V _{ссв} = 4	1.5V–5.5V	V _{ссв} = 3		
		Min	Max	Min	Мах	
t _{PHL}	Propagation Delay	1.0	9.0	1.0	9.5	ns
t _{PLH}	A to B	1.0	9.0	1.0	9.5	
t _{PHL}	Propagation Delay	1.0	9.0	1.0	9.0	ns
t _{PLH}	B to A	1.0	9.0	1.0	9.0	
t _{PZL}	Output Enable Time	1.0	9.0	1.0	10.0	ns
t _{PZH}	OE to B	1.0	9.0	1.0	10.0	
t _{PZL}	Output Enable Time	1.0	11.0	1.0	11.0	ns
t _{PZH}	OE to A	1.0	11.0	1.0	11.0	
t _{PHZ}	Output Disable Time	1.0	7.5	1.0	8.0	ns
t _{PLZ}	OE to B	1.0	7.5	1.0	8.0	
t _{PHZ}	Output Disable Time	1.0	7.0	1.0	7.0	ns
t _{PLZ}	OE to A	1.0	7.0	1.0	7.0	
t _{oshl}	Output to Output					
t _{OSLH}	Skew (Note 5)		1.5		1.5	ns
	Data to Output					

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

. .

Symbol	Parameter	Max	Units	Conditions
C _{IN}	Input Capacitance	10.0	pF	V _{CC} = Open
CI/O	Input/Output Capacitance	12.0	pF	V _{CCA} = 3.3V
				$V_{CCB} = 5.0V$
C _{PD}	Power Dissipation	50	pF	$V_{CCB} = 5.0V$
	Capacitance			$V_{CCA} = 3.3V$


Note 6: C_{PD} is measured at 10 MHz.


Configurable I/O Application for mixed or unknown Voltages

LVXC3245 is designed to solve 3V/5V interfacing issues when CMOS devices cannot tolerate I/O levels above their applied V_{CC}. If an I/O pin of 3V ICs is driven by 5V ICs, the P-Channel transistor in 3V ICs will conduct causing current flow from I/O bus to the 3V power supply. The resulting high current flow can cause destruction of 3V ICs through latchup effects. To prevent this problem, a current limiting resistor is used typically under direct connection of 3V ICs and 5V ICs, but it causes speed degradation.

"A" port is a dedicated 3V port to interface 3V ICs. The "B" port is configurable and accepts a 3V-to-5V supply level. This configurable "B" port provides maximum flexibility for interfacing to unknown supply voltages, for interfacing to supply voltages which may change in the future, or for providing flexibility when supplying systems to multiple customers with varying power supply requirements. *Figure 1* shows how the LVXC3245 fits into a system with a 3V subsystem.

In a better solution, the LVXC3245 configures two different output levels to handle the dual supply interface issues. The







Configurable I/O Application for mixed or unknown Voltages

(Continued)

Additionally, the LVXC3245 solves two other unique problems: when interfacing to non-TTL compatible signals or when interfacing to components or busses which are pulled up to 5V.





In the second case, when interfacing to busses which use resistive pull-ups to 5V, it is desirable to avoid connecting 3V devices directly to the bus to avoid excessive power consumption. The LVXC3245 can be used to translate the 3 volt signals to 5 volt levels and eliminate the power consumed by the pull-up resistors.

In the first case, when interfacing to non-TTL inputs such as ACMOS or HCMOS where full 5V signal swings are needed,

the LVXC3245 can act as an amplifier to translate 0 volt to 3

volt signals up to 0 volt to 5 volt levels as shown in Figure 2.






FIGURE 3. LVXC3245 for interfacing to 5V busses with pull-ups minimizes power consumption.





54LVXC3245 8-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE® Outputs

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

	National Semiconductor	National Semiconductor	National Semiconductor	National Semiconducto
\mathbf{N}	Corporation	Europe	Asia Pacific Customer	Japan Ltd.
\boldsymbol{v}^{\star}	Americas	Fax: +49 (0) 1 80-530 85 86	Response Group	Tel: 81-3-5639-7560
	Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5639-7507
	Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
	Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32	Email: sea.support@nsc.com	
		Français Tel: +49 (0) 1 80-532 93 58		
www.na	ational.com	Italiano Tel: +49 (0) 1 80-534 16 80		

National does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.