# Dual Precision Monostable Multivibrator (Retriggerable, Resettable)

The MC54/74HC4538A is identical in pinout to the MC14538B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This dual monostable multivibrator may be triggered by either the positive or the negative edge of an input pulse, and produces a precision output pulse over a wide range of pulse widths. Because the device has conditioned trigger inputs, there are no trigger–input rise and fall time restrictions. The output pulse width is determined by the external timing components, R_X and C_X. The device has a reset function which forces the Q output low and the $\overline{Q}$ output high, regardless of the state of the output pulse circuitry.

- Unlimited Rise and Fall Times Allowed on the Trigger Inputs
- Output Pulse is Independent of the Trigger Pulse Width
- ± 10% Guaranteed Pulse Width Variation from Part to Part (Using the Same Test Jig)
- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 3.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 145 FETs or 36 Equivalent Gates

MC54/74HC4538A

J SUFFIX
CERAMIC PACKAGE
CASE 620–10

N SUFFIX
PLASTIC PACKAGE
CASE 648–08

D SUFFIX
SOIC PACKAGE
CASE 751B–05

ORDERING INFORMATION

MC54HCXXXXAJ	Ceramic
MC74HCXXXXAN	Plastic
MC74HCXXXXAD	SOIC

PIN ASSIGNMENT

GND	1		16	V_{CC}
C_X1/R_X1	2		15	GND
RESET 1	3		14	C_X2/R_X2
A1	4		13	RESET 2
B1	5		12	A2
Q1	6		11	B2
$\overline{Q1}$	7		10	Q2
GND	8		9	$\overline{Q2}$

LOGIC DIAGRAM

PIN 16 = V_{CC}
PIN 8 = GND
R_X AND C_X ARE EXTERNAL COMPONENTS
PIN 1 AND PIN 15 MUST BE HARD WIRED TO GND

FUNCTION TABLE

Inputs			Outputs	
Reset	A	B	Q	$\overline{Q}$
H	⌐	H	⎍	⎎
H	L	⌐	⎍	⎎
H	X	L	Not Triggered	
H	H	X	Not Triggered	
H	L,H,⌐	H	Not Triggered	
H	L	L,H,⌐	Not Triggered	
L	X	X	L	H
⌐ ⌐	X	X	Not Triggered	

MC54/74HC4538A

MAXIMUM RATINGS*

Symbol	Parameter		Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)		-0.5 to $+7.0$	V
V_{in}	DC Input Voltage (Referenced to GND)		-1.5 to $V_{CC} + 1.5$	V
V_{out}	DC Output Voltage (Referenced to GND)		-0.5 to $V_{CC} + 0.5$	
I_{in}	DC Input Current, per Pin	A, B, Reset	± 20	mA
		C_X, R_X	± 30	
I_{out}	DC Output Current, per Pin		± 25	mA
I_{CC}	DC Supply Current, V_{CC} and GND Pins		± 50	mA
P_D	Power Dissipation in Still Air, Plastic or Ceramic DIP†		750	mW
	SOIC Package†		500	
T_{stg}	Storage Temperature		-65 to $+150$	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds			°C
	(Plastic DIP or SOIC Package)		260	
	(Ceramic DIP)		300	

* Maximum Ratings are those values beyond which damage to the device may occur.
  Functional operation should be restricted to the Recommended Operating Conditions.
†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C
            Ceramic DIP: -10 mW/°C from 100° to 125°C
            SOIC Package: -7 mW/°C from 65° to 125°C
For high frequency or heavy load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

> This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND $\leq$ (V_{in} or V_{out}) $\leq V_{CC}$.
> Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)		3.0**	6.0	V
V_{in}, V_{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	V_{CC}	V
T_A	Operating Temperature, All Package Types		-55	$+125$	°C
t_r, t_f	Input Rise and Fall Time	$V_{CC} = 2.0$ V	0	1000	ns
	(Figure 7)	$V_{CC} = 4.5$ V	0	500	
		$V_{CC} = 6.0$ V	0	400	
	A or B (Figure 5)		—	No Limit	
R_X	External Timing Resistor	$V_{CC} < 4.5$ V	1.0	*	kΩ
		$V_{CC} \geq 4.5$ V	2.0	*	
C_X	External Timing Capacitor		0	*	µF

* The maximum allowable values of R_X and C_X are a function of the leakage of capacitor C_X, the leakage of the HC4538A, and leakage due to board layout and surface resistance. For most applications, C_X/R_X should be limited to a maximum value of 10 µF/1.0 MΩ. Values of $C_X > 1.0$ µF may cause a problem during power down (see Power Down Considerations). Susceptibility to externally induced noise signals may occur for $R_X > 1.0$ MΩ.
** The HC4538A will function at 2.0 V but for optimum pulse width stability, V_{CC} should be above 3.0 V.
NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

DC CHARACTERISTICS FOR THE MC54/74HC4538A

Symbol	Parameter	Test Conditions	V$_{CC}$ Volts	Guaranteed Limits −55 to 25°C Min	Max	≤ 85°C Min	Max	≤ 125°C Min	Max	Unit
V$_{IH}$	Minimum High–Level Input Voltage	V$_{out}$ = 0.1 V or V$_{CC}$ − 0.1 V |I$_{out}$| ≤ 20 μA	2.0 4.5 6.0	1.5 3.15 4.2		1.5 3.15 4.2		1.5 3.15 4.2		V
V$_{IL}$	Maximum Low–Level Input Voltage	V$_{out}$ = 0.1 V or V$_{CC}$ − 0.1 V |I$_{out}$| ≤ 20 μA	2.0 4.5 6.0		0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	V
V$_{OH}$	Minimum High–Level Output Voltage	V$_{in}$ = V$_{IH}$ or V$_{IL}$ |I$_{out}$| ≤ 20 μA	2.0 4.5 6.0	1.9 4.4 5.9		1.9 4.4 5.9		1.9 4.4 5.9		V
		V$_{in}$ = V$_{IH}$ or V$_{IL}$ |I$_{out}$| ≤ −4.0 mA |I$_{out}$| ≤ −5.2 mA	4.5 6.0	3.98 5.48		3.84 5.34		3.7 5.2		
V$_{OL}$	Maximum Low–Level Output Voltage	V$_{in}$ = V$_{IH}$ or V$_{IL}$ |I$_{out}$| ≤ 20 μA	2.0 4.5 6.0		0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		V$_{in}$ = V$_{IH}$ or V$_{IL}$ |I$_{out}$| ≤ 4.0 mA |I$_{out}$| ≤ 5.2 mA	4.5 6.0		0.26 0.26		0.33 0.33		0.4 0.4	
I$_{in}$	Maximum Input Leakage Current (A, B, Reset)	V$_{in}$ = V$_{CC}$ or GND	6.0		± 0.1		± 1.0		± 1.0	μA
I$_{in}$	Maximum Input Leakage Current (R$_X$, C$_X$)	V$_{in}$ = V$_{CC}$ or GND	6.0		± 50		± 500		± 500	nA
I$_{CC}$	Maximum Quiescent Supply Current (per package) Standby State	V$_{in}$ = V$_{CC}$ or GND Q1 and Q2 = Low I$_{out}$ = 0 μA	6.0		130		220		350	μA

Symbol	Parameter	Test Conditions	V$_{CC}$ Volts	25°C		−45°C to 85°C		−55°C to 125°C		Unit
I$_{CC}$	Maximum Supply Current (per package) Active State	V$_{in}$ = V$_{CC}$ or GND Q1 and Q2 = High I$_{out}$ = 0 μA Pins 2 and 14 = 0.5 V$_{CC}$	6.0		400		600		800	μA

AC CHARACTERISTICS FOR THE MC54/74HC4538A (C_L = 50 pF, Input t_r = t_f = 6.0 ns)

Symbol	Parameter	V_CC Volts	Guaranteed Limits						Unit
			−55 to 25°C		≤ 85°C		≤ 125°C		
			Min	Max	Min	Max	Min	Max	
t_{PLH}	Maximum Propagation Delay Input A or B to Q (Figures 6 and 8)	2.0 4.5 6.0		175 35 30		220 44 37		265 53 45	ns
t_{PHL}	Maximum Propagation Delay Input A or B to NQ (Figures 6 and 8)	2.0 4.5 6.0		195 39 33		245 49 42		295 59 50	ns
t_{PHL}	Maximum Propagation Delay Reset to Q (Figures 7 and 8)	2.0 4.5 6.0		175 35 30		220 44 37		265 53 45	ns
t_{PLH}	Maximum Propagation Delay Reset to NQ (Figures 7 and 8)	2.0 4.5 6.0		175 35 30		220 44 37		265 53 45	ns
t_{TLH} t_{THL}	Maximum Output Transition Time, Any Output (Figures 7 and 8)	2.0 4.5 6.0		75 15 13		95 19 16		110 22 19	ns
C_{in}	Maximum Input Capacitance (A. B, Reset) (C_X, R_X)	—		10 25		10 25		10 25	pF

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V_{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Per Multivibrator)*	150	pF

* Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$. For load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

TIMING CHARACTERISTICS FOR THE MC54/74HC4538A (Input t_r = t_f = 6.0 ns)

Symbol	Parameter	V_CC Volts	Guaranteed Limits						Unit
			−55 to 25°C		≤ 85°C		≤ 125°C		
			Min	Max	Min	Max	Min	Max	
t_{rec}	Minimum Recovery Time, Inactive to A or B (Figure 7)	2.0 4.5 6.0	0 0 0		0 0 0		0 0 0		ns
t_w	Minimum Pulse Width, Input A or B (Figure 6)	2.0 4.5 6.0	60 12 10		75 15 13		90 18 15		ns
t_w	Minimum Pulse Width, Reset (Figure 7)	2.0 4.5 6.0	60 12 10		75 15 13		90 18 15		ns
t_r, t_f	Maximum Input Rise and Fall Times, Reset (Figure 7)	2.0 4.5 6.0		1000 500 400		1000 500 400		1000 500 400	ns
	A or B (Figure 7)	2.0 4.5 6.0		No Limit					

OUTPUT PULSE WIDTH CHARACTERISTICS (C_L = 50 pF)t

| Symbol | Parameter | Conditions | | Guaranteed Limits | | | | | | Unit |
| | | Timing Components | V_{CC} Volts | − 55 to 25°C | | ≤ 85°C | | ≤ 125°C | | |
				Min	Max	Min	Max	Min	Max	
τ	Output Pulse Width* (Figures 6 and 8)	R_X = 10 kΩ, C_X = 0.1 μF	5.0	0.63	0.77	0.6	0.8	0.59	0.81	ms
—	Pulse Width Match Between Circuits in the same Package	—	—	± 5.0						%
—	Pulse Width Match Variation (Part to Part)	—	—	± 10						%

* For output pulse widths greater than 100 μs, typically $\tau = kR_XC_X$, where the value of k may be found in Figure 1.

Figure 1. Typical Output Pulse Width Constant, k, versus Supply Voltage
(For output pulse widths > 100 μs: $\tau = kR_XC_X$)

Figure 2. Output Pulse Width versus Timing Capacitance

Figure 3. Normalized Output Pulse Width versus Power Supply Voltage

**Figure 4. Normalized Output Pulse Width
versus Power Supply Voltage**

**Figure 5. Normalized Output Pulse Width
versus Power Supply Voltage**

SWITCHING WAVEFORMS

Figure 6.

Figure 7.

* Includes all probe and jig capacitance

Figure 8. Test Circuit

PIN DESCRIPTIONS

INPUTS

A1, A2 (Pins 4, 12)

Positive–edge trigger inputs. A rising–edge signal on either of these pins triggers the corresponding multivibrator when there is a high level on the B1 or B2 input.

B1, B2 (Pins 5, 11)

Negative–edge trigger inputs. A falling–edge signal on either of these pins triggers the corresponding multivibrator when there is a low level on the A1 or A2 input.

Reset 1, Reset 2 (Pins 3, 13)

Reset inputs (active low). When a low level is applied to one of these pins, the Q output of the corresponding multivibrator is reset to a low level and the $\overline{Q}$ output is set to a high level.

C_X1/R_X1 and C_X2/R_X2 (Pins 2 and 14)

External timing components. These pins are tied to the common points of the external timing resistors and capaci-

tors (see the Block Diagram). Polystyrene capacitors are recommended for optimum pulse width control. Electrolytic capacitors are not recommended due to high leakages associated with these type capacitors.

GND (Pins 1 and 15)

External ground. The external timing capacitors discharge to ground through these pins.

OUTPUTS

Q1, Q2 (Pins 6, 10)

Noninverted monostable outputs. These pins (normally low) pulse high when the multivibrator is triggered at either the A or the B input. The width of the pulse is determined by the external timing components, R_X and C_X.

$\overline{Q1}, \overline{Q2}$ (Pins 7, 9)

Inverted monostable outputs. These pins (normally high) pulse low when the multivibrator is triggered at either the A or the B input. These outputs are the inverse of Q1 and Q2.

LOGIC DETAIL
(1/2 THE DEVICE)

Figure 9.

CIRCUIT OPERATION

Figure 12 shows the HC4538A configured in the retrigger-able mode. Briefly, the device operates as follows (refer to Figure 10): In the quiescent state, the external timing capacitor, C_X, is charged to V_{CC}. When a trigger occurs, the Q output goes high and C_X discharges quickly to the lower reference voltage (V_{ref} Lower $\approx 1/3\ V_{CC}$). C_X then charges, through R_X, back up to the upper reference voltage (V_{ref} Upper $\approx 2/3\ V_{CC}$), at which point the one–shot has timed out and the Q output goes low.

The following, more detailed description of the circuit operation refers to both the logic detail (Figure 9) and the timing diagram (Figure 10).

QUIESCENT STATE

In the quiescent state, before an input trigger appears, the output latch is high and the reset latch is high (#1 in Figure 10). Thus the Q output (pin 6 or 10) of the monostable multivibrator is low (#2, Figure 10).

The output of the trigger–control circuit is low (#3), and transistors M1, M2, and M3 are turned off. The external timing capacitor, C_X, is charged to V_{CC} (#4), and both the upper and lower reference circuit has a low output (#5).

In addition, the output of the trigger–control reset circuit is low.

TRIGGER OPERATION

The HC4538A is triggered by either a rising–edge signal at input A (#7) or a falling–edge signal at input B (#8), with the unused trigger input and the Reset input held at the voltage levels shown in the Function Table. Either trigger signal will cause the output of the trigger–control circuit to go high (#9).

The trigger–control circuit going high simultaneously initiates two events. First, the output latch goes low, thus taking the Q output of the HC4538A to a high state (#10). Second, transistor M3 is turned on, which allows the external timing capacitor, C_X, to rapidly discharge toward ground (#11). (Note that the voltage across C_X appears at the input of both the upper and lower reference circuit comparator).

When C_X discharges to the reference voltage of the lower reference circuit (#12), the outputs of both reference circuits will be high (#13). The trigger–control reset circuit goes high, resetting the trigger–control circuit flip–flop to a low state (#14). This turns transistor M3 off again, allowing C_X to begin to charge back up toward V_{CC}, with a time constant $t = R_X C_X$ (#15). Once the voltage across C_X charges to above the lower reference voltage, the lower reference circuit will go low allowing the monostable multivibrator to be retriggered.

Figure 10. Timing Diagram

When C_X charges up to the reference voltage of the upper reference circuit (#17), the output of the upper reference circuit goes low (#18). This causes the output latch to toggle, taking the Q output of the HC4538A to a low state (#19), and completing the time–out cycle.

POWER–DOWN CONSIDERATIONS

Large values of C_X may cause problems when powering down the HC4538A because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from V_{CC} through the input protection diodes at pin 2 or pin 14. Current through the protection diodes must be limited to 30 mA; therefore, the turn–off time of the V_{CC} power supply must not be faster than $t = V_{CC} \cdot C_X / (30 \text{ mA})$. For example, if $V_{CC} = 5.0$ V and $C_X = 15 \mu F$, the V_{CC} supply must turn off no faster than $t = (5.0 \text{ V}) \cdot (15 \mu F) / 30 \text{ mA} = 2.5$ ms. This is usually not a problem because power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of V_{CC} to zero volts occurs, the HC4538A may sustain damage. To avoid this possibility, use an external damping diode, D_X, connected as shown in Figure 11. Best results can be achieved if diode D_X is chosen to be a germanium or Schottky type diode able to withstand large current surges.

RESET AND POWER ON RESET OPERATION

A low voltage applied to the Reset pin always forces the Q output of the HC4538A to a low state.

The timing diagram illustrates the case in which reset occurs (#20) while C_X is charging up toward the reference voltage of the upper reference circuit (#21). When a reset occurs, the output of the reset latch goes low (#22), turning on transistor M1. Thus C_X is allowed to quickly charge up to V_{CC} (#23) to await the next trigger signal.

On power up of the HC4538A the power–on reset circuit will be high causing a reset condition. This will prevent the trigger–control circuit from accepting a trigger input during this state. The HC4538A's Q outputs are low and the Q not outputs are high.

RETRIGGER OPERATION

When used in the retriggerable mode (Figure 12), the HC4538A may be retriggered during timing out of the output pulse at any time after the trigger–control circuit flip–flop has been reset (#24), and the voltage across C_X is above the lower reference voltage. As long as the C_X voltage is below the lower reference voltage, the reset of the flip–flop is high, disabling any trigger pulse. This prevents M3 from turning on during this period resulting in an output pulse width that is predictable.

The amount of undershoot voltage on $R_X C_X$ during the trigger mode is a function of loop delay, M3 conductivity, and V_{DD}. Minimum retrigger time, trr (Figure 7), is a function of 1) time to discharge $R_X C_X$ from V_{DD} to lower reference voltage ($T_{discharge}$); 2) loop delay (T_{delay}); 3) time to charge $R_X C_X$ from the undershoot voltage back to the lower reference voltage (T_{charge}).

Figure 13 shows the device configured in the non–retriggerable mode.

An Application Note (AN1558/D) titled *Characterization of Retrigger Time in the HC4538A Dual Precision Monstable Multivibrator* is being prepared. Please consult the factory for its availability.


**Figure 11. Discharge Protection During Power Down**

TYPICAL APPLICATIONS

Figure 12. Retriggerable Monostable Circuitry

Figure 13. Non–retriggerable Monostable Circuitry

OUTLINE DIMENSIONS

J SUFFIX
CERAMIC PACKAGE
CASE 620–10
ISSUE V

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

| DIM	INCHES MIN	INCHES MAX	MILLIMETERS MIN	MILLIMETERS MAX
A	0.750	0.785	19.05	19.93
B	0.240	0.295	6.10	7.49
C	—	0.200	—	5.08
D	0.015	0.020	0.39	0.50
E	0.050 BSC		1.27 BSC	
F	0.055	0.065	1.40	1.65
G	0.100 BSC		2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

N SUFFIX
PLASTIC PACKAGE
CASE 648–08
ISSUE R

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES MIN	INCHES MAX	MILLIMETERS MIN	MILLIMETERS MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.070	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01

D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751B–05
ISSUE J

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS MIN	MILLIMETERS MAX	INCHES MIN	INCHES MAX
A	9.80	10.00	0.386	0.393
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019