

54ACTQ/74ACTQ16374 16-Bit D Flip-Flop with TRI-STATE® Outputs

General Description


The 'ACTQ16374 contains sixteen non-inverting D flip-flops with TRI-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable (OE) are common to each byte and can be shorted together for full 16-bit operation.

The 'ACTQ16245 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet SeriesTM features GTOTM output control for superior performance.

Features


- Utilizes NSC FACT Quiet Series technology
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin output skew
- Buffered Positive edge-triggered clock
- Separate control logic for each byte
- 16-bit version of the 'ACTQ374
- Outputs source/sink 24 mA
- Additional specs for Multiple Output Switching
- Output loadings specs for both 50 pF and 250 pF loads

Logic Symbol



Pin Description

Pin Names	Description
OE _n	Output Enable Input (Active Low)
CP _n	Clock Pulse Input
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs



TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT™, FACT Quiet Series™ and GTO™ are trademarks of National Semiconductor Corporation

© 1995 National Semiconductor Corporation TL/F/10935

RRD-B30M75/Printed in U. S. A.

March 1993

Functional Description

The 'ACTQ16374 consists of sixteen edge-triggered flipflops with individual D-type inputs and TRI-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When \overline{OE}_n is HIGH, the outputs go to the high impedance state. Operation of the OE_n input does not affect the state of the flipflops.

Truth Tables


	Inputs	Outputs	
CP1	\overline{OE}_1	I0-I7	0 ₀ -0 ₇
	L	Н	Н
	L	L	L
L	L	х	(Previous)
X	Н	Х	Z

	Inputs					
CP2	OE ₂	I ₈ -I ₁₅	0 ₈ -0 ₁₅			
	L	Н	Н			
	L	L	L			
L	L	Х	(Previous)			
Х	Н	Х	Z			

H = High Voltage Level

L = Low Voltage Level X = Immaterial

Z = High Impedance



Logic Diagrams

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to $+7.0V$
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	-20 mA
$V_{I} = V_{CC} + 0.5V$	+ 20 mA
DC Output Diode Current (IOK)	
$V_{O} = -0.5V$	-20 mA
$V_{O} = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V _O)	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Source/Sink Current (I _O)	\pm 50 mA
DC V _{CC} or Ground Current	
per Output Pin	\pm 50 mA
Junction Temperature	
CDIP	+175°C
PDIP/SOIC	+140°C
Storage Temperature	-65°C to +150°C
Note 1: Absolute maximum ratings are those	values beyond which damage

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

Recommended Operating Conditions

			74A	СТО	54ACTQ	74ACTQ		
Symbol	Parameter	V _{CC} (V)	$ + 25^{\circ}$		T _A = −55°C to +125°C	T _A = −40°C to +85°C	Units	Conditions
			Тур		Guaranteed L	imits		
V _{IH}	Minimum High Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	v	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{IL}	Maximum Low Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	v	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{OH}	Minimum High Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	v	$I_{OUT} = -50 \ \mu A$
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	v	$V_{IN}^* = V_{IL} \text{ or } V_{IH}$ -24 m/ I_{OH} -24 m/
V _{OL}	Maximum Low Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	v	$I_{OUT} = 50 \ \mu A$
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	v	$V_{IN}^* = V_{IL} \text{ or } V_{IH}$ $V_{OL} \qquad 24 \text{ mA}$
I _{OZ}	Maximum TRI-STATE Leakage Current	5.5		±0.5	± 10.0	±5.0	μA	$V_{I} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, GND$
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μΑ	$V_{I} = V_{CC}$, GND
ICCT	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_{I} = V_{CC} - 2.1V$
ICC	Max Quiescent Supply Current	5.5		8.0	160.0	80.0	μΑ	V _{IN} = V _{CC} or GND (Note 5)
IOLD	†Minimum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max
IOHD	Output Current	0.0			50	-75	mA	$V_{OHD} = 3.85V$ Mir

DC Electrical Characteristics for 'ACTQ Family Devices

3

			74A	СТQ	54ACTQ	74ACTQ		
Symbol	Parameter	V _{CC} (V)	T _A =	+ 25°C	T _A = −55°C to +125°C	T _A = −40°C to +85°C	Units	Conditions
			Тур		Guaranteed Limits			
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	0.5	0.8			v	<i>Figures 2–12, 13</i> (Notes 2, 3)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.5	-1.0			v	<i>Figures 2–12, 13</i> (Notes 2, 3)
V _{OHP}	Maximum Overshoot	5.0	V _{OH} + 1.0	V _{OH} + 1.5			v	<i>Figures 2–12, 13</i> (Notes 1, 3)
V _{OHV}	Minimum V _{CC} Droop	5.0	V _{OH} - 1.0	V _{OH} - 1.8			v	<i>Figures 2–12, 13</i> (Notes 1, 3)
V _{IHD}	Minimum High Dynamic Input Voltage Level	5.0	1.7	2.0			v	(Notes 1, 4)
V _{ILD}	Maximum Low Dynamic Input Voltage Level	5.0	1.2	0.8			v	(Notes 1, 4)

Note 1: Worst case package.

Note 2: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW.

Note 3: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH.

Note 4: Maximum number of data inputs (n) switching. (n - 1) input switching 0V to 3V ('ACTQ). Input under test switching 3V to threshold (V_{ILD}).

Note 5: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} * (V)	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		T _A = +25°C		$74ACTQ$ $T_{A} =$ $-40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units	
			Min	Тур	Max	Min	Max	Min	Мах	
f _{max}	Maximum Clock Frequency	5.0	71			65		67		MHz
t _{PLH} , t _{PHL}	Propagation Delay CP to O _n	5.0	3.1 3.0	5.3 5.1	7.9 7.3	3.0 3.0	10.5 10.5	3.1 3.0	8.4 7.8	ns
t _{PZH} , t _{PZL}	Output Enable Time	5.0	2.5 3.0	4.7 5.4	7.4 8.0	3.0 3.0	10.5 11.5	2.5 2.0	7.9 8.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time	5.0	2.1 2.0	5.1 4.8	7.9 7.4	2.0 2.0	9.0 9.0	2.1 2.0	8.2 7.9	ns

*Voltage Range 5.0 is 5.0V \pm 0.5V.

AC Operating Requirements										
			74	ACTQ	54ACTQ	74ACTQ				
Symbol	Parameter	V _{CC} * (V)	$f T_A=+25^\circ C \ C_L=50 \ pF$		T _A = −55°C to + 125°C C _L = 50 pF	T _A = −40°C to +85°C C _L = 50 pF	Units			
			Тур		Guaranteed Limit					
ts	Setup Time, HIGH or LOW, Input to Clock	5.0	0.7	3.0	3.0	3.0	ns			
t _H	Hold Time, High or LOW, Input to Clock	5.0	0.8	1.0	1.0	1.0	ns			
t _W	CP Pulse Width, HIGH or LOW	5.0	1.5	5.0	5.0	5.0	ns			

*Voltage Range 5.0 is 5.0V \pm 0.5V.

Extended AC Electrical Characteristics

			74ACTC	2	54 <i>A</i>	54ACTQ		ACTQ	54A	СТQ	
Symbol	Parameter	t V(C	$\begin{array}{c c} to + 85^{\circ}C & V_{CC} = MII \\ V_{CC} = Com & C_{L} = 50 \text{ pF} \\ C_{V} = 50 \text{ pF} & 16 \text{ Outputs} \end{array}$		$\label{eq:TA} \begin{split} \mathbf{T}_{\mathbf{A}} &= -40^\circ\mathbf{C}\\ \mathrm{to} + 85^\circ\mathbf{C}\\ \mathbf{V}_{\mathbf{CC}} &= \mathbf{Com}\\ \mathbf{C}_{\mathbf{L}} &= 250~\mathrm{pF}\\ (\mathrm{Note}~3) \end{split}$		$\label{eq:transform} \begin{array}{l} \mathbf{T_A} = \mathbf{Mil} \\ \mathbf{V_{CC}} = \mathbf{Mil} \\ \mathbf{C_L} = 250 \ \mathbf{pF} \\ \mathbf{(Note 3)} \end{array}$		Units		
		Min	Тур	Max	Min	Max	Min	Max	Min	Мах	
t _{PLH} t _{PHL}	Propagation Delay Data to Output	4.7 4.6		13.3 11.4	4.7 4.6	14.0 12.0	6.6 6.4	16.3 15.5	6.6 6.4	17.2 16.3	ns
t _{PZH} t _{PZL}	Output Enable Time	3.5 3.8		10.4 10.9	3.5 3.8	11.0 11.6	(No	ote 4)	(No	te 4)	ns
t _{PHZ} t _{PLZ}	Output Disable Time	3.4 3.1		8.5 8.1	3.4 3.1	9.0 8.6	(No	ote 5)	(No	te 5)	ns
t _{OSHL} (Note 1)	Pin to Pin Skew HL Data to Output			1.3		1.5					ns
t _{OSLH} (Note 1)	Pin to Pin Skew LH Data to Output			2.1		2.5					ns
t _{OST} (Note 1)	Pin to Pin Skew LH/HL Data to Output			4.0		4.5					ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}).

Note 2: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 3: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 4: TRI-STATE delays are load dominated and have been excluded from the datasheet.

Note 5: The Output Disable Time is dominated by the RC network (500 Ω, 250 pF) on the output and has been excluded from the datasheet.

Capacitance

Symbol	Paramete	r	Тур	Units	Conditions
C _{IN}	Input Capacitance		4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation	74ACTQ	30	pF	$V_{CC} = 5.0V$
	Capacitance	54ACTQ	95	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture Tektronics Model 7854 Oscilloscope

- Procedure:
- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500 Ω .
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set V_{CC} to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.




FIGURE 1. Quiet Output Noise Voltage Waveforms

Note A: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f = 1 MHz, $t_f=3$ ns, $t_f=3$ ns, skew < 150 ps.


 Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.


 V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :


- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the HL transition. Measure V_{OHP} and V_{OHV} on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

VILD and VIHD:

- Monitor one of the switching outputs using a 50 Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next increase the input HIGH voltage level on the word generator, V_{IH} until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.